US20030213990A1 - Embedded capacitor structure applied to logic integrated circuit - Google Patents

Embedded capacitor structure applied to logic integrated circuit Download PDF

Info

Publication number
US20030213990A1
US20030213990A1 US10/368,208 US36820803A US2003213990A1 US 20030213990 A1 US20030213990 A1 US 20030213990A1 US 36820803 A US36820803 A US 36820803A US 2003213990 A1 US2003213990 A1 US 2003213990A1
Authority
US
United States
Prior art keywords
layer
metal
substrate
vertical
opening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/368,208
Inventor
Teng-Chun Tsai
Chia-Lin Hsu
Yi-Fang Cheng
Yi-Hsiung Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=22534282&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=US20030213990(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to US10/368,208 priority Critical patent/US20030213990A1/en
Publication of US20030213990A1 publication Critical patent/US20030213990A1/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B12/00Dynamic random access memory [DRAM] devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/90Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions

Definitions

  • the plate capacitor structure such as MIM capacitor as showed in the FIG. 1.
  • the traditional plate MIM capacitor structure may includes a first metal line M x 102 is embedded within the substrate 100 , wherein subscript x represents the xth metal layer.
  • the plate MIM capacitor structure may also include a first plate (bottom plate) 104 on the substrate 100 , a first dielectric layer (bottom dielectric layer) 106 on the first plate 104 , a top plate (second plate) 108 on the first dielectric layer 106 , and a second plate dielectric (top plate dielectric) 110 on the second plate 108 .

Abstract

A method for fabricating a vertical three-dimensional metal-insulator-metal capacitor (MIM capacitor) structure is disclosed. The present invention utilized a vertical three-dimensional MIM capacitor structure on the substrate to decrease the structure area of the MIM capacitor in logic integrated circuit and integration for copper dual damascene process at an identical capacitance on a chip; therefore, the capacitance density of the vertical three-dimensional capacitor can be increased. Furthermore, the present invention is provided a method for fabricating the vertical three-dimensional MIM capacitor structure that compatible with the fabrication of the copper dual damascene structure such that the number of the photomask during the fabrication process can be reduced.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention generally relates to a vertical three-dimensional MIM capacitor structure (metal-insulator-metal capacitor structure), and more particularly to a method for fabricating a vertical three-dimensional metal-insulator-metal capacitor (MIM Capacitor) structure that is compatible with the fabrication process of a copper dual damascene in logic integrated circuit and integration for copper dual damascene process. [0002]
  • 2. Description of the Prior Art [0003]
  • Precision capacitors for complementary metal oxide semiconductor (CMOS) analog applications are generally metal-insulator metal (MIM) capacitor or polysilicon-insulator-polysilicon (PIP) capacitors. [0004]
  • However, PIP capacitors are becoming less popular because they present a number of problems when used with complementary metal oxide semiconductor (CMOS) technologies. More specifically, PIP capacitors are generally performed before the CMOS structures and the heat and oxidation cycles that occur during the CMOS production process degrade the PIP capacitors. Further, the sophistication of analog circuits is improving which requires that the variation in the capacitance be decreased and preferably maintained at a voltage of approximately 25 ppM. However, PIP capacitors suffer from carrier depletion that changes the capacitance as surface voltage across the PIP capacitor changes. Therefore, PIP capacitors do mot maintain the linearly required in today's sophisticated analog circuits. Further, PIP capacitors often trap charge within the insulator during their use. [0005]
  • Therefore, MIM capacitors, which are usually formed after the CMOS production process, are generally becoming more popular for analog circuits. However, MIM capacitors also present manufacturing problems. More specifically, conventional MIM capacitors with a SiO[0006] 2 insulator cannot be used over copper damascene metal wiring because copper diffuses through the capacitor structure and create leakage current. In other words, the copper is not a good electrode in the conventional capacitor structures. Therefore, conventional MIM capacitors are generally only used with aluminum wiring. This is a substantial disadvantage because copper dual damascene wiring is becoming popular in CMOS technologies because copper is less expensive and has better conductivity and electromigration resistance when compared to aluminum wiring. Therefore, there is a need for a process and structure that allow MIM capacitors to be used with copper dual damascene wiring.
  • In the present semiconductor mix mode integrated circuits process, the plate capacitor structure such as MIM capacitor as showed in the FIG. 1. The traditional plate MIM capacitor structure may includes a first [0007] metal line M x 102 is embedded within the substrate 100, wherein subscript x represents the xth metal layer. The plate MIM capacitor structure may also include a first plate (bottom plate) 104 on the substrate 100, a first dielectric layer (bottom dielectric layer) 106 on the first plate 104, a top plate (second plate) 108 on the first dielectric layer 106, and a second plate dielectric (top plate dielectric) 110 on the second plate 108. The second metal line M x+1 112 contacts the exposed portion of the first metal line M x 102, wherein the subscript x+1 represents x+1th metal layer. In the traditional plate MIM capacitor structure, the plate MIM capacitor requires a large chip area to satisfy the designed capacitance. Further, the traditional plate MIM capacitor requires three extra photo-mask to define the first plate 104, dielectric layer 106, and second plate 108, respectively and the process is difficult to be comparable with the copper dual damascene interconnect manufacturing flow.
  • SUMMARY OF THE INVENTION
  • In accordance with the present invention, a structure and a method is provided for forming a vertical three-dimensional metal-insulator-metal capacitor (MIM capacitor) on the substrate in logic integrated circuit and integration for copper dual damascene process, which is compatible with a copper dual damascene fabrication process, that substantially diminish the area of MIM capacitor at identical capacitance in logic integrated circuit. [0008]
  • It is one object of this invention is to provide a structure of a vertical three-dimensional MIM capacitor on the substrate that can diminish the space structure on the chip in logic integrated circuit. [0009]
  • It is another object of this invention is to provide a vertical three-dimensional MIM capacitor structure on the substrate to increase the capacitance density in logic integrated circuit. [0010]
  • It is a further object of this invention is to decrease the fabricating steps during the fabricating the vertical three-dimensional MIM capacitor structure. [0011]
  • It is still an object of this invention is to fabricate the vertical three-dimensional MIM capacitor structure with high capacitance density that the fabricating process is compatible with the copper dual damascene wiring process. [0012]
  • According to above-mention, an embedded capacitor applied to logic integrated circuit, such as a vertical three-dimensional MIM capacitor structure may be formed on a substrate, wherein the substrate having a remaining hard mask layer and a portion of the prior metal line therein. Herein, the portion of the prior metal line is used as a first metal electrode plate of the vertical three-dimensional MIM capacitor structure. The vertical three-dimensional MIM capacitor structure according to the present invention may include a second metal electrode plate that electrically coupled the first metal electrode plate by using a middle contact structure, wherein said middle contact structure on said first metal electrode plate being exposed on substrate. In the meanwhile, a copper dual damascene structure adjacent the vertical three-dimensional MIM capacitor structure on the substrate, and also electrically coupled the prior metal line being exposed on substrate. Due to the MIM capacitor structure is a vertical three-dimensional structure such that the requiring structure space of the capacitor structure on the chip can be diminished in the logic integrated circuit. [0013]
  • The process for forming a vertical three-dimensional MIM capacitor structure is compatible with a copper dual damascene structure fabrication process. The method for forming the vertical three-dimensional MIM capacitor is according to the present invention may include sequentially formed a first cap layer, a first dielectric layer, and a first hard mask layer on the substrate. Then, a via opening and a trench opening of the first layer of the copper dual damascene structure and the middle structure of the vertical three-dimensional MIM capacitor are formed simultaneously by using two photolithography processes, wherein the middle contact structure is used to electrically couple the first metal electrode plate. Next, a first copper layer is deposited to fill with the via opening and trench opening to form a first layer of the copper dual damascene structure, and the portion structure of the middle contact structure. Then, a second cap layer is formed on the above structure. Next, a third photoresist layer is covered on the copper dual damascene structure to form an opening of the middle contact structure. After the third photoresist layer is removed, a blanket insulator layer is deposited on the second cap layer that is not removed and on the sidewall of opening of the middle contact structure. Then, a second copper layer is deposited to fill with in the opening of the middle contact structure to form an inverse U-type contact, and the excess second copper layer is planarized by polishing process. Thereafter, a second dielectric layer and a second hard mask layer are sequentially formed on the structure of abovementioned after the second copper layer is planarized. Then, a second metal electrode plate and a second layer of the copper dual damascene structure (second metal electrode plate of the vertical three-dimensional MIM capacitor structure) are defined simultaneously by using conventional copper dual damascene techniques. Next, a third cap layer is formed on the above structure. Therefore, due to the fabrication of the vertical three-dimensional MIM capacitor is compatible with the fabricating the copper dual damascene structure process such that the number of the photo-mask can be diminished during the fabricating the vertical three-dimensional MIM capacitor structure. [0014]
  • Other objects, advantages and salient features of the invention will become apparent from the following detailed description taken in conjunction with the annexed drawings, which disclosed preferred embodiments of the invention.[0015]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing aspects and many of the attendant advantages of this invention will become more readily appreciated as the same becomes better understood by reference to the following detailed description, when taken in conjunction with the accompanying drawings, wherein: [0016]
  • FIG. 1 is schematic representation of structures at various stages during the formulation of a traditional plate metal-insulator-metal capacitor (MIM capacitor) structure using conventional, prior art technique; [0017]
  • FIG. 2 to FIG. 4 is schematic representations for forming a middle contact structure of the vertical three-dimensional MIM capacitor structure) within a first dielectric layer, and a first layer of the copper dual damascene structure on the substrate simultaneously; [0018]
  • FIG. 5 to FIG. 8 are schematic representations of structures at various stages during the formulation of the second layer of the copper dual damascene structure, and the middle contact structure of a vertical three-dimensional MIM capacitor to electrically couple the first metal electrode plate in accordance with a method disclosed; and [0019]
  • FIG. 9 to FIG. 10 is schematic representations of structures at various stages during the formulation of the vertical three-dimensional MIM capacitor is compatible with the copper dual damascene structure in accordance with a method disclosed herein.[0020]
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • Some sample embodiments of the invention will now be described in greater detail. Nevertheless, it should be recognized that the present invention can be practiced in a wide range of other embodiments besides those explicitly described, and the scope of the present invention is expressly not limited except as specified in the accompanying claims. [0021]
  • According to the present invention is to provide a mix mode logic integrated circuit device comprises a vertical three-dimensional MIM capacitor structure and a copper dual damascene structure are simultaneously on the substrate, wherein the substrate having a prior metal line and a remaining hard mask layer are embedded in the substrate. One of the embodiments for the present invention, the portion of the prior metal line used as a first metal electrode plate of the vertical three-dimensional MIM capacitor structure. Another portion of the prior metal line is electrically coupled the copper dual damascene structure. [0022]
  • The structure of the vertical three-dimensional MIM capacitor structure may include a middle contact structure within a first dielectric layer that is between the first metal electrode plate and second metal electrode plate, and used to electrically couple the first and second metal electrode plates. The middle contact structure may include a contact on the first metal line being exposed on the substrate, and a blanket insulator layer on the sidewall of the contact to raise the capacitance of the capacitor structure. The middle contact structure also may include an inverse U-type contact on the insulator layer. The second metal electrode plate of the vertical three-dimensional MIM capacitor structure may include a metal layer on the middle contact structure and within a second dielectric layer. Accordingly, the vertical three-dimensional MIM capacitor structure are constituted from the first metal electrode plate, middle contact structure, and second metal electrode plate, such that the space structure of capacitor can be diminished and the capacitance density can be raised. [0023]
  • Moreover, according to one of the embodiment of the present invention, the fabrication of the vertical three-dimensional MIM capacitor structure is compatible with the copper dual damascene fabricating process on the substrate, such that the space of the vertical three-dimensional MIM capacitor structure which is smaller than the prior plate MIM capacitor structure defined on the chip. [0024]
  • Referring to FIG. 2, a [0025] first cap layer 14 is deposited on the substrate 10, wherein the substrate 10 having a prior metal line 12 which is used as a first metal electrode plate of the vertical three-dimensional metal-insulator-metal capacitor (MIM capacitor) structure and a remaining hard mask layer 14 are embedded within the substrate 10. The material of the first cap layer 14 can be SiN (silicon nitride) or SiC (Silicon Carbide). Then, a first dielectric layer 18 and a first hard mask layer 20 with thickness between 100 to 1000 Å are sequentially formed on the first cap layer 16. The material of the first dielectric layer 18 can be SiO2, FSG, low dielectric constant (low-k) layer, or ultra low k dielectric layer. Furthermore, due to the above material of the dielectric layer such as FSG and some CVD low-k dielectric material can be polished by CMP (chemical mechanical polishing) process and the properties of the dielectric material will not be changed while the dielectric material contacts the CMP solution, such that the hard mask layer will not be used as a stop layer in polishing process. Therefore, the hard mask layer can be an optional process during fabricating the vertical three-dimensional MIM capacitor layer.
  • Next, referring to FIG. 3 and FIG. 4, there are two photolithography processes on the [0026] first cap layer 16 to form a first via opening 24 and a first trench opening 22 of a copper dual damascene structure, and an opening 26 of the middle contact structure of the vertical three-dimensional MIM capacitor. In the FIG. 4, a first liner layer 28 is deposited on the sidewall of the first trench 22 and the first via 24 of the copper dual damascene structure and the opening 26 of the middle contact structure of the vertical three-dimensional MIM capacitor structure to prevent the metal layer such as copper in the trench or via will be diffused into the dielectric layer to cause the breakdown or leakage current issue of the electronic device. Then, the first copper metal layer is deposited to fill with the first trench opening 22 and the first via opening 24 of the copper dual damascene structure and the opening 26 of the middle contact structure of the vertical three-dimensional MIM capacitor to form a contact 30 within the first hard mask layer 20 and the first dielectric layer 18, wherein the contact 30 is electrically coupled the first metal electrode plate 12. Then, the excess the first copper metal layer and the first liner layer 28 are planarized by first polishing process and stop on the first hard mask layer 20, wherein the first hard mask layer 20 is used as a stop layer for first polishing process. Next, a second cap layer 34 is formed on the structure of the abovementioned.
  • Thereafter, referring to FIG. 5, a [0027] third photoresist layer 40 is formed cover the portion of the structure of FIG. 4. Then, the portion of the second cap layer 34, first hard mask layer 20, and a first dielectric layer 18 are sequentially removed by an etching process to form an inverse U-type opening 44 of the middle contact structure. Next, referring to FIG. 6, a blanket insulator layer 46 is deposited on the second cap layer 34, and the sidewall of the inverse U-type opening 44 of the middle contact structure of the vertical three-dimensional MIM capacitor after the remaining third photoresist layer 40 is removed. The material of the insulator layer 46 can be an oxide or a SiN. The preferable material of the insulator layer 46 for the present invention can be a high dielectric constant layer. The high dielectric constant layer has a higher coupling ratio that can raise the capacitance density of the capacitor structure. The material of the high dielectric constant layer can be Ta2O5, Al2O3, or BSTO (barium strontium titanium oxide).
  • Then, referring to FIG. 7, the [0028] second liner layer 48 is formed on the blanket insulator layer 46 and the sidewall of the inverse U-type opening 44 of the middle contact structure of the vertical three-dimensional MIM capacitor by a PVD method (physical vapor deposition method) or a CVD method (chemical vapor deposition method). Then, a second copper metal layer 50 is electroplated to fill with the inverse U-type opening 44 of the middle contact structure to form an inverse U-type contact 52 within the first dielectric layer 18. Then, the excess second metal layer 50 on the second liner layer 48 is planarized by second polishing process (chemical mechanical polishing process) and stop on the second liner layer 48 as shown in FIG. 8.
  • Thereafter, referring to FIG. 9, the second dielectric layer [0029] 54 is formed on the structure of the FIG. 8, and a second hard mask layer 56 is deposited on the second dielectric layer 54. Then, the second metal electrode plate of the vertical three-dimensional MIM capacitor and the second layer of the copper dual damascene structure are defined by a conventional copper dual damascene structure technique as shown in FIG. 10. Next, the third metal layer is deposited to fill with the second layer 60 of the copper dual damascene structure, and the second layer of a vertical three-dimensional MIM capacitor to form a second metal electrode plate 58. Thereafter, the third cap layer 62 is deposited on the above structure after second CMP process to polish the excess third metal layer and stop on the second hard mask layer 56.
  • According to abovementioned, we can achieve the advantages as following: [0030]
  • Firstly, according to the capacitor structure of the present invention is provided a vertical three-dimensional MIM capacitor structure on the substrate to diminish the space structure on the chip and raise the capacitance density of the capacitor structure in the logic integrated circuit. [0031]
  • Secondly, according to the steps for forming the structure of the vertical three-dimensional MIM capacitor of FIG. 2 to FIG. 9, the vertical three-dimensional MIM capacitor structure is compatible with the copper dual damascene structure techniques such that the fabricating steps can be simplified. [0032]
  • Thirdly, according to FIG. 2 to FIG. 9, the second metal electrode plate and the second layer of the copper dual damascene structure are defined simultaneously, such that the fabricating the vertical three-dimensional MIM capacitor has an extra photomask and the fabricating process is comparable with defining the copper dual damascene structure. [0033]
  • Although specific embodiments have been illustrated and described, it will be obvious to those skilled in the art that various modifications may be made without departing from what is intended to be limited solely by the appended claims. [0034]

Claims (15)

What is claimed is:
1. An embedded capacitor device applied to a logic integrated circuit device, said embedded capacitor device comprising:
a substrate;
a capacitor structure is vertical on said substrate; and
a damascene structure adjacent said capacitor structure on said substrate;
2. The embedded capacitor device according to claim 1, wherein said capacitor structure can be a vertical three-dimensional metal-insulator-metal capacitor structure.
3. The embedded capacitor device according to claim 2, wherein said vertical three-dimensional metal-insulator-metal capacitor structure comprises:
a middle contact structure is electrically coupled a portion of a metal line being exposed on said substrate, wherein said portion of said metal line can be a first metal electrode plate; and
a second metal electrode plate on said middle contact structure and electrically coupled said middle contact structure.
4. The embedded capacitor device according to claim 3, wherein said middle contact structure comprises a contact and on said metal line being exposed on said substrate.
5. The embedded capacitor device according to claim 4, further comprising an insulator layer on sidewall of said contact.
6. The embedded capacitor device according to claim 5, further comprising an inverse U-type contact on said insulator layer.
7. The embedded capacitor device according to claim 1, wherein said damascene structure is electrically coupled said portion of said metal line being exposed on said substrate.
8. A vertical three-dimensional metal-insulator-metal capacitor structure in a logic integrated circuit, said vertical three-dimensional metal-insulator-metal capacitor structure comprising:
a substrate
a first opening on a portion of a metal line being exposed on said substrate;
a first copper metal layer on said first opening to form a contact to electrically couple said portion of said metal line being exposed on said substrate;
a second opening adjacent said first opening;
an insulator layer on sidewall of said second opening;
a second copper metal layer on said insulator layer to form an inverse U-type contact; and
a second metal electrode plate on said inverse U-type contact and electrically coupled said inverse U-type contact.
9. The vertical three-dimensional metal-insulator-metal capacitor structure in the logic integrated circuit according to claim 8, further comprising a damascene structure adjacent said vertical three-dimensional metal-insulator-metal capacitor structure on substrate.
10. A method for fabricating a vertical three-dimensional capacitor structure integrated with a damascene structure, said method comprising steps of:
providing a substrate;
forming a first dielectric layer on said substrate;
forming a first via opening and first trench opening of said damascene structure, and a first opening within said first dielectric layer on said substrate simultaneously by using a photolithography processes;
depositing a first copper metal layer to fill with said first via opening and said first trench opening of said damascene structure to form a first layer of said damascene structure, and on said first opening to form a first contact;
forming a photoresist layer cover said damascene structure;
etching said first dielectric layer to form an inverse U-type opening;
removing said photoresist layer;
depositing a blanket insulator layer on sidewall of said inverse U-type opening;
forming a second copper metal layer to fill with said inverse U-type opening;
planarizing said second copper metal layer to form an inverse U-type contact;
depositing a second dielectric layer on the portion of said inverse U-type contact and on said damascene structure; and
forming a second layer of said damascene structure and a second metal electrode plate on said inverse U-type contact simultaneously.
11. The method according to claim 10, wherein material of said dielectric layer can be a low dielectric constant layer.
12. The method according to claim 10, wherein the material of said blanket insulator layer can be a high dielectric constant layer.
13. The method according to claim 12, wherein said high dielectric constant layer is selected from the group consisting of Ta2O5, Al2O3, and BSTO.
14. The method according to claim 10, wherein said step of forming said second copper layer comprises an electroplating method.
15. The method according to claim 10, wherein said step of forming said second layer of said damascene structure and forming said second metal electrode plate can be the same fabricating process.
US10/368,208 2002-05-17 2003-02-18 Embedded capacitor structure applied to logic integrated circuit Abandoned US20030213990A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US10/368,208 US20030213990A1 (en) 2002-05-17 2003-02-18 Embedded capacitor structure applied to logic integrated circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/150,385 US6593185B1 (en) 2002-05-17 2002-05-17 Method of forming embedded capacitor structure applied to logic integrated circuit
US10/368,208 US20030213990A1 (en) 2002-05-17 2003-02-18 Embedded capacitor structure applied to logic integrated circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US10/150,385 Division US6593185B1 (en) 2002-05-17 2002-05-17 Method of forming embedded capacitor structure applied to logic integrated circuit

Publications (1)

Publication Number Publication Date
US20030213990A1 true US20030213990A1 (en) 2003-11-20

Family

ID=22534282

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/150,385 Expired - Lifetime US6593185B1 (en) 2002-05-17 2002-05-17 Method of forming embedded capacitor structure applied to logic integrated circuit
US10/368,208 Abandoned US20030213990A1 (en) 2002-05-17 2003-02-18 Embedded capacitor structure applied to logic integrated circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US10/150,385 Expired - Lifetime US6593185B1 (en) 2002-05-17 2002-05-17 Method of forming embedded capacitor structure applied to logic integrated circuit

Country Status (2)

Country Link
US (2) US6593185B1 (en)
CN (1) CN100345297C (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005104232A1 (en) * 2004-04-27 2005-11-03 Koninklijke Philips Electronics N.V., Semiconductor device and method of manufacturing such a device
US20100289132A1 (en) * 2009-05-13 2010-11-18 Shih-Fu Huang Substrate having embedded single patterned metal layer, and package applied with the same, and methods of manufacturing of the substrate and package
WO2012125194A1 (en) * 2011-03-14 2012-09-20 Intel Corporation Semiconductor structure having an integrated double-wall capacitor for embedded dynamic random access memory (edram) and method to form the same
CN102903611A (en) * 2012-09-19 2013-01-30 上海集成电路研发中心有限公司 Metal-dielectric-metal capacitor and manufacturing method thereof
US8884424B2 (en) 2010-01-13 2014-11-11 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US9165900B2 (en) 2009-10-14 2015-10-20 Advanced Semiconductor Engineering, Inc. Semiconductor package and process for fabricating same
CN105321886A (en) * 2014-05-29 2016-02-10 联华电子股份有限公司 Capacitor structure and manufacturing method thereof
US9349611B2 (en) 2010-03-22 2016-05-24 Advanced Semiconductor Engineering, Inc. Stackable semiconductor package and manufacturing method thereof
US9564346B2 (en) 2009-10-14 2017-02-07 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
US20190096985A1 (en) * 2009-11-13 2019-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Capacitor and Method for Making Same
US11031457B2 (en) 2017-12-15 2021-06-08 International Business Machines Corporation Low resistance high capacitance density MIM capacitor
US20220157930A1 (en) * 2020-11-16 2022-05-19 Murata Manufacturing Co., Ltd. Passive component

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6706588B1 (en) * 2003-04-09 2004-03-16 Infineon Technologies Ag Method of fabricating an integrated circuit having embedded vertical capacitor
US6949442B2 (en) * 2003-05-05 2005-09-27 Infineon Technologies Ag Methods of forming MIM capacitors
US6964908B2 (en) * 2003-08-19 2005-11-15 International Business Machines Corporation Metal-insulator-metal capacitor and method of fabricating same
IL157838A (en) * 2003-09-10 2013-05-30 Yaakov Amitai High brightness optical device
US7112504B2 (en) * 2003-10-28 2006-09-26 Taiwan Semiconductor Manufacturing Company Method of forming metal-insulator-metal (MIM) capacitors at copper process
CN100536109C (en) * 2003-12-30 2009-09-02 中芯国际集成电路制造(上海)有限公司 Method and structure for manufacturing high-capacitance capacitor by using copper
KR100572828B1 (en) * 2003-12-31 2006-04-24 동부아남반도체 주식회사 Method of manufacturing semiconductor device with MIM capacitor
KR100669655B1 (en) * 2003-12-31 2007-01-15 동부일렉트로닉스 주식회사 Capacitor of semiconductor device and its fabricating method
US7301752B2 (en) * 2004-06-04 2007-11-27 International Business Machines Corporation Formation of metal-insulator-metal capacitor simultaneously with aluminum metal wiring level using a hardmask
US7485540B2 (en) * 2005-08-18 2009-02-03 International Business Machines Corporation Integrated BEOL thin film resistor
US7804678B2 (en) * 2007-04-25 2010-09-28 Industrial Technology Research Institute Capacitor devices
CN101807517B (en) * 2010-02-25 2011-09-21 中国科学院上海微系统与信息技术研究所 Method for forming copper-interconnection MIM capacitor structure and formed structure thereof
US20120223413A1 (en) * 2011-03-04 2012-09-06 Nick Lindert Semiconductor structure having a capacitor and metal wiring integrated in a same dielectric layer
CN102420107B (en) * 2011-06-15 2013-12-04 上海华力微电子有限公司 Copper Damascus process MIM (metal-insulator-metal) capacitor manufacturing process and structure
US9252204B2 (en) 2011-09-15 2016-02-02 GlobalFoundries, Inc. Metal insulator metal (MIM) capacitor structure
US8551856B2 (en) 2011-09-22 2013-10-08 Northrop Grumman Systems Corporation Embedded capacitor and method of fabricating the same
CN102723287B (en) * 2012-06-09 2013-10-09 江苏长电科技股份有限公司 Packaging-first and etching-later manufacturing method for chip formal double-surface three-dimensional circuit and packaging structure of chip formal double-surface three-dimensional circuit
CN103515350B (en) * 2012-06-18 2016-02-10 上海华虹宏力半导体制造有限公司 Vertical metal/insulating barrier/metal M IM electric capacity and manufacture method thereof
US9105602B2 (en) 2013-12-23 2015-08-11 Qualcomm Incorporated Embedded three-dimensional capacitor
CN105742251B (en) 2014-12-09 2019-10-18 联华电子股份有限公司 Structure with inductance and metal-insulating layer-metal capacitor
KR101748949B1 (en) * 2015-09-18 2017-06-21 서울대학교산학협력단 semiconductor memory device and method of fabricating the same
US20180190761A1 (en) * 2017-01-03 2018-07-05 Micron Technology, Inc. Mim capacitor with enhanced capacitance
CN108962879A (en) 2017-05-22 2018-12-07 联华电子股份有限公司 Capacitor and its manufacturing method

Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6271082B1 (en) * 2000-03-17 2001-08-07 United Microelectronics Corp. Method of fabricating a mixed circuit capacitor
US6346454B1 (en) * 1999-01-12 2002-02-12 Agere Systems Guardian Corp. Method of making dual damascene interconnect structure and metal electrode capacitor
US6413815B1 (en) * 2001-07-17 2002-07-02 Macronix International Co., Ltd. Method of forming a MIM capacitor
US6452251B1 (en) * 2000-03-31 2002-09-17 International Business Machines Corporation Damascene metal capacitor
US20020153554A1 (en) * 2001-04-23 2002-10-24 Akihiro Kajita Semiconductor device having a capacitor and manufacturing method thereof
US20020155676A1 (en) * 2001-04-19 2002-10-24 Michael Stetter Zero mask MIMcap process for a low k BEOL
US6472721B2 (en) * 2000-07-24 2002-10-29 Taiwan Semiconductor Manufacturing Company Dual damascene interconnect structures that include radio frequency capacitors and inductors
US6483142B1 (en) * 2001-05-14 2002-11-19 Silicon Integrated Systems Corp. Dual damascene structure having capacitors
US20020190299A1 (en) * 2001-06-15 2002-12-19 Chen-Chiu Hsue Metal capacitor in damascene structures
US20020190386A1 (en) * 2001-06-15 2002-12-19 Silicon Integrated Systems Corporation Metal capacitors with damascene structures
US20030042521A1 (en) * 2000-03-28 2003-03-06 Kabushiki Kaisha Toshiba Semiconductor device having capacitor and method of manufacturing the same
US6559493B2 (en) * 2001-05-24 2003-05-06 Taiwan Semiconductor Manufacturing Company High density stacked mim capacitor structure
US6559004B1 (en) * 2001-12-11 2003-05-06 United Microelectronics Corp. Method for forming three dimensional semiconductor structure and three dimensional capacitor

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5879985A (en) * 1997-03-26 1999-03-09 International Business Machines Corporation Crown capacitor using a tapered etch of a damascene lower electrode
EP1130654A1 (en) * 2000-03-01 2001-09-05 Infineon Technologies AG Integrated device including a metal- insulator-metal capacitor
US6271084B1 (en) * 2001-01-16 2001-08-07 Taiwan Semiconductor Manufacturing Company Method of fabricating a metal-insulator-metal (MIM), capacitor structure using a damascene process

Patent Citations (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6346454B1 (en) * 1999-01-12 2002-02-12 Agere Systems Guardian Corp. Method of making dual damascene interconnect structure and metal electrode capacitor
US6271082B1 (en) * 2000-03-17 2001-08-07 United Microelectronics Corp. Method of fabricating a mixed circuit capacitor
US20030042521A1 (en) * 2000-03-28 2003-03-06 Kabushiki Kaisha Toshiba Semiconductor device having capacitor and method of manufacturing the same
US6452251B1 (en) * 2000-03-31 2002-09-17 International Business Machines Corporation Damascene metal capacitor
US6472721B2 (en) * 2000-07-24 2002-10-29 Taiwan Semiconductor Manufacturing Company Dual damascene interconnect structures that include radio frequency capacitors and inductors
US20020155676A1 (en) * 2001-04-19 2002-10-24 Michael Stetter Zero mask MIMcap process for a low k BEOL
US20020153554A1 (en) * 2001-04-23 2002-10-24 Akihiro Kajita Semiconductor device having a capacitor and manufacturing method thereof
US6483142B1 (en) * 2001-05-14 2002-11-19 Silicon Integrated Systems Corp. Dual damascene structure having capacitors
US6559493B2 (en) * 2001-05-24 2003-05-06 Taiwan Semiconductor Manufacturing Company High density stacked mim capacitor structure
US20020190299A1 (en) * 2001-06-15 2002-12-19 Chen-Chiu Hsue Metal capacitor in damascene structures
US20020190386A1 (en) * 2001-06-15 2002-12-19 Silicon Integrated Systems Corporation Metal capacitors with damascene structures
US6413815B1 (en) * 2001-07-17 2002-07-02 Macronix International Co., Ltd. Method of forming a MIM capacitor
US6559004B1 (en) * 2001-12-11 2003-05-06 United Microelectronics Corp. Method for forming three dimensional semiconductor structure and three dimensional capacitor

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005104232A1 (en) * 2004-04-27 2005-11-03 Koninklijke Philips Electronics N.V., Semiconductor device and method of manufacturing such a device
US20100289132A1 (en) * 2009-05-13 2010-11-18 Shih-Fu Huang Substrate having embedded single patterned metal layer, and package applied with the same, and methods of manufacturing of the substrate and package
US9564346B2 (en) 2009-10-14 2017-02-07 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
US9165900B2 (en) 2009-10-14 2015-10-20 Advanced Semiconductor Engineering, Inc. Semiconductor package and process for fabricating same
US10847606B2 (en) * 2009-11-13 2020-11-24 Taiwan Semiconductor Manufacturing Company, Ltd. Capacitor and method for making same
US20190096985A1 (en) * 2009-11-13 2019-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. Capacitor and Method for Making Same
US9196597B2 (en) 2010-01-13 2015-11-24 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US8884424B2 (en) 2010-01-13 2014-11-11 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US9349611B2 (en) 2010-03-22 2016-05-24 Advanced Semiconductor Engineering, Inc. Stackable semiconductor package and manufacturing method thereof
WO2012125194A1 (en) * 2011-03-14 2012-09-20 Intel Corporation Semiconductor structure having an integrated double-wall capacitor for embedded dynamic random access memory (edram) and method to form the same
CN102903611A (en) * 2012-09-19 2013-01-30 上海集成电路研发中心有限公司 Metal-dielectric-metal capacitor and manufacturing method thereof
CN105321886A (en) * 2014-05-29 2016-02-10 联华电子股份有限公司 Capacitor structure and manufacturing method thereof
US11031457B2 (en) 2017-12-15 2021-06-08 International Business Machines Corporation Low resistance high capacitance density MIM capacitor
US20220157930A1 (en) * 2020-11-16 2022-05-19 Murata Manufacturing Co., Ltd. Passive component

Also Published As

Publication number Publication date
CN1459858A (en) 2003-12-03
US6593185B1 (en) 2003-07-15
CN100345297C (en) 2007-10-24

Similar Documents

Publication Publication Date Title
US6593185B1 (en) Method of forming embedded capacitor structure applied to logic integrated circuit
US7843035B2 (en) MIM capacitors with catalytic activation layer
JP4636598B2 (en) Structure and manufacturing method of MIM capacitor in dual damascene structure
US6461914B1 (en) Process for making a MIM capacitor
KR100721690B1 (en) Integrated circuit device having dual damascene interconnect structure and metal electrode capacitor and associated method for making
US20030011043A1 (en) MIM capacitor structure and process for making the same
US8089135B2 (en) Back-end-of-line wiring structures with integrated passive elements and design structures for a radiofrequency integrated circuit
US20050247968A1 (en) Integrated circuit devices including a capacitor
TWI389297B (en) Mim capacitor in a semiconductor device and method therefor
US8709906B2 (en) MIM capacitor and associated production method
US7586142B2 (en) Semiconductor device having metal-insulator-metal capacitor and method of fabricating the same
US20040102014A1 (en) Method for generating alignment marks for manufacturing mim capacitors
US6680542B1 (en) Damascene structure having a metal-oxide-metal capacitor associated therewith
US6960365B2 (en) Vertical MIMCap manufacturing method
US6825080B1 (en) Method for forming a MIM capacitor
US20090111234A1 (en) Method for forming min capacitor in a copper damascene interconnect
US7169680B2 (en) Method for fabricating a metal-insulator-metal capacitor
US20020190299A1 (en) Metal capacitor in damascene structures
US20030113974A1 (en) Stacked metal-insulator-metal capacitor structures in between interconnection layers
KR100605231B1 (en) Method of fabricating MIM capacitor
KR20060061531A (en) Mim capacitor and fabricating method thereof
KR20050070786A (en) Method of fabricating mim capacitor

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION