US20030194971A1 - Dual mode class D amplifiers - Google Patents
Dual mode class D amplifiers Download PDFInfo
- Publication number
- US20030194971A1 US20030194971A1 US10/430,823 US43082303A US2003194971A1 US 20030194971 A1 US20030194971 A1 US 20030194971A1 US 43082303 A US43082303 A US 43082303A US 2003194971 A1 US2003194971 A1 US 2003194971A1
- Authority
- US
- United States
- Prior art keywords
- signal
- frequency
- circuit
- comparator
- signals
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B15/00—Suppression or limitation of noise or interference
- H04B15/02—Reducing interference from electric apparatus by means located at or near the interfering apparatus
- H04B15/04—Reducing interference from electric apparatus by means located at or near the interfering apparatus the interference being caused by substantially sinusoidal oscillations, e.g. in a receiver or in a tape-recorder
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/02—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation
- H03F1/0205—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers
- H03F1/0261—Modifications of amplifiers to raise the efficiency, e.g. gliding Class A stages, use of an auxiliary oscillation in transistor amplifiers with control of the polarisation voltage or current, e.g. gliding Class A
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
- H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
- H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
- H03F3/217—Class D power amplifiers; Switching amplifiers
- H03F3/2171—Class D power amplifiers; Switching amplifiers with field-effect devices
Definitions
- the present invention relates generally to class D amplifiers and, more particularly, to class D amplifiers that have one or more modes of operation for avoiding AM radio harmonic frequencies during operation.
- Class D power amplifiers are typically pulse-width modulated amplifiers that switch at frequencies well above the top of the audio band, often at frequencies of 100 kHz or greater. When a class D amplifier switches at these high frequencies, the switching frequency or its harmonics can interfere with AM radio receivers that are located close to the class D amplifier. Because of these interference problems, class D amplifiers cannot be easily integrated into consumer electronic products, such as stereo receivers, that have an AM tuner and power amplifier in the same chassis. Class D modulators switching in the 50 khz to 2 MHz range generate harmonics which interfere with AM radio reception. This has precluded wide spread acceptance of class D in products with an AM radio.
- the AM radio broadcast band spans from 540 to 1700 kHz in the US and up to 30 MHz worldwide.
- class D modulators must run at frequencies greater than 200 khz. Because the output of these modulators is a pulse width modulated square wave, the modulators generate both even and odd harmonics.
- the low pass filter that removes the carrier from the speaker leads also attenuates these harmonics.
- the printed circuit board traces carrying the pulse width modulated square wave tend to radiate radio frequency energy that may be picked up by the AM antenna.
- a Shottky commutating diode is required.
- the forward drop of this diode may be higher than that of the body diode, and the body diode will have to be blocked with a drain diode.
- the AM band in Europe extends to 30 Mhz.
- the present invention provides, in one form thereof, circuits and methods for solving the problem of class D amplifier interference with the AM radio band.
- the invention provides one or more reference standards for frequency.
- the AM radio's local oscillator signal, or the switching amplifier signal, or both, are compared to the standards. Suitable circuitry then modifies the switching amplifier signal to keep the switching amplifier signal far enough away from the tuned AM radio station and the local oscillator and thereby avoid the problem of interference.
- the invention provides means for monitoring the local oscillator and the switching signal and selecting a switching oscillator signal that has a frequency which is neither a harmonic of the local oscillator nor the tuned AM radio station.
- the invention either generates the switching signal from the local oscillator or selects another oscillator with a frequency that is not a harmonic of the local oscillator or tuned AM radio station.
- the class D amplifier controlled by the divided local oscillator signal in each of these embodiments may be any suitable amplifier, including a self oscillating pulse width modulator with an integrator with feedback from the output of the amplifier and a comparator coupled to the output of the integrator.
- the output of the modulator is coupled to a bridge gate driver that controls the power to a MOSFET bridge circuit.
- the bridge circuit is connected between high and low voltage power busses and has at least two MOSFETs connected in series with each other.
- the class D amplifier under discussion must have a provision for external control of its switching frequency.
- the local oscillator signal is present in all AM radios and is at a frequency of 450 or 455 kHz above the tuned radio station in radios designed to receive the US broadcast band.
- the local oscillator may be found at different offsets from the tuned station in other countries, but a circuit can be designed as long as the offset is known.
- the local oscillator can take any periodic form depending on the design of the tuner. Often the local oscillator is a sine wave created by a phase-locked loop circuit.
- analog comparator embodiment can be implemented by using any of a very large number of physical products, including, but not limited to, digital devices such as Complex Programmable Logic Devices (CPLDs), Field Programmable Gate Arrays (FPGAs), microcontrollers, semi-custom or custom Application Specific Integrated Circuits (ASICs), and 74xxxx series integrated circuit logic gates.
- digital devices such as Complex Programmable Logic Devices (CPLDs), Field Programmable Gate Arrays (FPGAs), microcontrollers, semi-custom or custom Application Specific Integrated Circuits (ASICs), and 74xxxx series integrated circuit logic gates.
- CPLDs Complex Programmable Logic Devices
- FPGAs Field Programmable Gate Arrays
- ASICs Application Specific Integrated Circuits
- FETs field-effect transistors
- One embodiment of the invention uses analog comparators and a digital counter. That embodiment takes a local oscillator signal from the AM tuner and uses it to intelligently determine a fixed operating frequency for a class D amplifier.
- the local oscillator is divided by an integer number N where 2 ⁇ N ⁇ 7 for the US AM broadcast band and the particular class D amplifier for which the system was devised.
- N varies between three and six inclusive throughout the range of local oscillator frequencies used in an AM tuner.
- N for any particular local oscillator frequency is chosen so that the frequency and its harmonics resulting from dividing the local oscillator frequency by N are as far as possible from the tuned radio station corresponding to the frequency of the local oscillator.
- the analog comparator embodiment provides a method for determining the appropriate value of N based on a pre-determined algorithm.
- the method is comprised of a set of analog voltage comparators that control a digital divide-by-N circuit.
- the divide-by-N circuit divides the frequency of the AM local oscillator pulse train by the appropriate value of N.
- Another embodiment of the invention relies upon a square wave input oscillator signal and a digital circuit for dividing the square wave to a non-interfering frequency. That embodiment takes a local oscillator signal from the AM tuner and uses it to intelligently determine a fixed operating frequency for a class D amplifier.
- the local oscillator is divided by an integer number N where 2 ⁇ N ⁇ 7 for the US AM broadcast band in the particular application of this control method presented here.
- N will vary from three to six throughout the range of local oscillator frequencies used in an AM tuner.
- N is chosen so that the frequency and its harmonics resulting from dividing the local oscillator frequency by N are as far as possible from the tuned radio station corresponding to the frequency of the local oscillator. Keeping the switching harmonics and fundamental away from the tuned radio station's frequency and the local oscillator prevents electromagnetic interference.
- the digital comparator embodiment providing a method for determining the appropriate value of N is described in this document.
- the method is essentially a digital window comparator comprised of a counter and a latch that serves as an input to three digital magnitude comparators.
- the magnitude comparators instruct a divide-by-N circuit on the proper value of N by which to divide the local oscillator.
- the class D amplifier under discussion must have a provision for external control of its switching frequency. Such an amplifier with an external input would be controlled by the algorithm described in this patent.
- a third embodiment is a two loop digital comparator circuit. It takes a local oscillator signal from the AM tuner and uses it to intelligently determine a fixed operating frequency for a class D amplifier.
- the local oscillator is divided by an integer number N where, for the particular amplifier used, 2 ⁇ N ⁇ 7 for the US AM broadcast band. N varies throughout the range of local oscillator frequencies used in an AM tuner. N is chosen so that the frequency and its harmonics resulting from dividing the local oscillator frequency by N are as far as possible from the tuned radio station corresponding to the frequency of the local oscillator.
- the algorithm is essentially a pair of frequency comparators that compare the local oscillator frequency with both a maximum frequency and a previously detected frequency.
- the frequency comparators instruct a divide-by-N circuit on the proper value of N by which to divide the local oscillator.
- the class D amplifier under discussion must have a provision for external control of its switching frequency. Such an amplifier with an external input would be controlled by the algorithm described in this patent.
- a fourth embodiment relies upon selecting one of a plurality of clocks or oscillators based upon a comparison of the local oscillator to the switching frequency of the class D amplifier. It provides a circuit and a method that prevents electromagnetic interference from class D amplifiers from interfering with AM radios located in the same chassis as the class D amplifiers. The method can be used in a variety of consumer electronic audio products such as AM/FM stereo receivers, portable “boom boxes,” and personal stereos such as the Sony Walkman. An electronic controller has been developed that controls the switching frequency of a class D amplifier to prevent its switching fundamental and harmonics from interfering with the in-chassis AM radio.
- the class D amplifier under discussion must have a provision for external control of its switching frequency. Such an amplifier with an external input would be controlled by the algorithm described in this patent.
- FIG. 1 is a schematic of a typical prior art class D amplifier
- FIG. 2 is a schematic diagram of a dual mode harmonic avoidance class D amplifier
- FIG. 3 is a schematic diagram of a dual mode combined class D/AB amplifier
- FIG. 4 is a block diagram of a method for using the AM local oscillator as a clock source for a class D amplifier
- FIG. 5 is a block diagram of a method for using the AM local oscillator as a clock source for a class D amplifier
- FIG. 6 is a block diagram of an algorithm for dividing the AM local oscillator down to a frequency usable by a suitable class D amplifier
- FIG. 7 is a block diagram of a method for using the AM local oscillator as a reference for making intelligent control decisions about the switching frequency of a class D amplifier that does not interfere with a nearby AM radio.
- class D amplifiers are significantly more efficient than class AB amplifiers.
- disadvantages of class D amplifiers included higher parts count, cost, electromagnetic interference, and poor performance. With increased integration and the introduction of sophisticated control integrated circuits these disadvantages are becoming less pronounced.
- class D amplifiers will replace class AB amplifiers in many applications. Class D amplifiers already have a clear advantage in high power applications. As the cost and component count of these amplifiers fall, class D amplifiers will be able to complete with class AB amplifiers in low and medium power applications.
- An integrator 10 has an audio input over an input resistor R IN . It has a digital feedback input A over resistor R DFB , and an analog feedback at input B over resistor R AFB .
- the respective analog and digital feedback signals A, B are taken from the output of the bridge circuit 20 and the low-pass filter that comprises the inductor L and capacitor C LP .
- the output at point A is a square wave with a 50% duty cycle.
- the slope of the positive and negative ramps directly affects the positive and negative pulse widths, and therefore the duty cycle and frequency of the comparator output.
- the audio output becomes negative and the on time of the high side switch becomes negligible compared to the on time period of the low side switch.
- the width of the low side pulse is roughly proportional to the output voltage and primarily sets the loop frequency.
- Sonic performance is very important in audio amplifiers. Audio class D amplifiers must have low THD, low noise, and a flat frequency response. These performance specifications conflict with the requirement that the amplifier must not interfere with AM radio.
- the solution is dual mode operation. When in an AM-compatibility mode, the amplifier must not interfere with AM radio reception. Since AM radio is band limited to 5 khz and the background noise is high, a slight degradation in performance is acceptable in most cases. Otherwise, the design goal is to optimize the sound for maximum fidelity.
- FIG. 2 shows one solution that includes a harmonic avoidance amplifier.
- the local oscillator signal for an AM receiver is 450 KHz above the selected receive frequency. This signal provides the information necessary for the harmonic avoidance circuit to know what frequency to avoid. It also provides a frequency standard to which to synchronize multiple amplifiers to prevent intermodulation of individual amplifier clocks that could produce interference at the selected frequency.
- This amplifier solves the AM interference issue by preventing co-location of clock harmonics with the receiver-selected frequency.
- FM interference can be solved with appropriate filtering, shielding, and soft switching techniques. This technique allows full power operation for both AM and FM receptions with only a minor degradation of audio performance in AM reception associated with the fixed frequency modulator in AM compatibility mode.
- the concept of dual mode operation is not limited to this specific example. Dual mode operation can involve other techniques which control the harmonics generated by the switching amplifier or other amplification technology when receiving AM signals.
- AM interference is the primary concern. Otherwise, audio fidelity is the primary design goal.
- FIG. 3 shows one possible solution for a dual mode amplifier.
- the two MOSFETS are controlled as a class AB amplifier. Otherwise, the amplifier operates as a class D amplifier.
- the AM/FM switch 10 sets the mode of operation.
- the AM mode detector block, 1 generates a logic signal depending on the switch. If AM-compatibility mode is engaged, then the amplifier operates as a class AB amplifier.
- the AM logic signal is applied to the two transmission gates, 4 , so that the class AB amplifier is connected directly to the gates of the MOSFETS. Meanwhile, the inverted AM signal tri-states both gate drivers. Sensing the voltage drop across the two resistors, Re 1 and Re 2 , provides current limit protection.
- the amplifier When AM-compatibility mode is not engaged, the amplifier operates as a class D amplifier.
- the two transmission gates are open disconnecting the class AB from the gates.
- the inverted AM signal enables both gate drivers.
- This amplifier solves the AM interference issue by operating as a class AB amplifier while in AM-compatibility mode.
- FM interference can be solved with appropriate filtering, shielding, and soft switching techniques. While the peak power is the same for both modes of operation, AM mode is limited by the poor efficiency of class AB amplifiers.
- dual mode operation is not limited to the specific example. In theory it can be extended to cover class A and class B linear amplifiers. Furthermore, dual mode operation can involve other techniques that control the harmonics generated by the switching amplifier itself. This would allow the amplifier to switch between two high efficiency modes. In AM mode, AM interference is the primary concern. Otherwise, audio fidelity is the primary design goal.
- FIG. 4 A method for using the AM local oscillator (LO) as a clock source for a class D amplifier is shown in FIG. 4.
- the local oscillator signal 100 is fed through a filter 110 that may be either an active or passive circuit.
- a filter 110 may be either an active or passive circuit.
- variations in the input local oscillator frequency will result in a nearly-DC, very slowly changing output voltage 150 from the filter.
- the magnitude of the output voltage varies with the frequency of the input AM local oscillator voltage: the higher the input frequency, the higher the output voltage and vice versa.
- the output voltage is fed to three analog hysteresis voltage comparator circuits 160 , 161 , 162 .
- the hysteresis characteristic keeps the comparators from rapidly changing state and thus stabilizes the comparator outputs.
- Each comparator has a different reference voltage 120 , 130 , or 135 as its comparison point.
- the reference voltages are found using a predetermined algorithm that determines the optimal points within the AM band at which to switch from one value of N to another. The optimal points are based on the resultant switching frequency's proximity to the tuned radio station, the maximum desired switching frequencies (due to efficiency considerations), the minimum desired switching frequencies (based on audio frequency filtering considerations), and the frequency of the local oscillator (450 or 455 kHz).
- the range of frequencies covered by the comparators and the algorithm varies with the range of the input AM frequencies and the frequency of the local oscillator.
- Combinational logic 180 considers the states of the three analog comparators and generates a three-bit value for N 190 .
- N is a three bit binary input to a digital divide-by-N circuit.
- the combinational logic block 180 can be designed with many different logic devices including AND, NAND, OR, and NOR gates.
- a divide-by-N circuit 200 divides the frequency of LO input 100 by N 190 .
- the divided-down LO 210 is the resultant output.
- the divided-down LO 210 is a fixed frequency square wave dependent upon the frequency of the LO 100 .
- the divided-down LO 210 is used to control the frequency of an attached class D amplifier.
- the filter 110 is a passive circuit comprising a capacitor and resistors. It converts the 1200 kHz signal in to a 4 volt dc signal.
- the reference voltage signals are 6 volts for reference A, 3 volts for reference B, and 1 volt for reference C.
- the comparators 160 , 161 , 162 are hysteresis comparators. They output a binary signal of “1” when input signal is greater than the reference signal or “0” when the input signal is less than the reference signal. Here the outputs are, respectively, 0, 1, 1.
- the logic circuit 180 converts the binary output signals into a binary number for dividing the input frequency.
- a truth table of the possible binary output signals looks as follows: A B C N(decimal) 0 0 0 0 0 0 0 1 1 0 1 0 2 0 1 1 3 1 0 0 4 1 0 1 5 1 1 0 6 1 1 1 7
- the combinational logic converts the results of the comparator signals into a decimal number.
- Suitable logic provides an output integer divisor signal that is greater than 1 and less than 8.
- the input frequency is divided by the divisor to generate a class D oscillator signal that does not interfere with the AM signal.
- 011 results in a divisor of 3 and the input frequency is divided from 1200 kHz to 400 kHz.
- combinational logic circuit can be configured to provided different divisors depending upon the range of input frequencies.
- the comparator outputs may be combined with AND, OR, NOR or XNOR logic gates to achieve practical results.
- the above example is presented merely to show a simple logic circuit.
- a method for using the AM local oscillator (LO) as a clock source for a class D amplifier is shown in FIG. 5.
- a square wave LO 100 along with a low-frequency reference clock frequency 110 , serve as inputs to a twelve bit counter and latch circuit 120 .
- the AM tuner's LO is not a square wave, those skilled in the art can understand that a simple analog circuit can be constructed to convert it to a square wave.
- the twelve bit counter accumulates pulses from the LO during the period of the much slower reference clock. When the reference clock period ends, the most significant eight bits of the counter are latched to the output of the module 120 . The least significant four bits of the counter output are discarded as they serve only to help filter the counter value.
- the eight bit latched counter value 130 serves as an input to three digital magnitude comparators 140 - 142 .
- the magnitude comparators compare three different reference values 150 , 160 , 170 to the latched counter value 130 .
- the magnitude comparators can be made many different ways. One possible way is to cascade two type 7485 digital four bit comparators for each eight bit comparator. It is also desirable to have hysteresis built into each comparator to prevent noise at boundary conditions from causing any instability in the comparators' 140 - 142 outputs.
- the reference values 150 , 160 , and 170 correspond to frequencies at which the value of N should change.
- the reference values are determined based on a special algorithm and the ratio of the local oscillator frequency 100 to the reference clock frequency 110 .
- N can be an integer between the values of three and six inclusive.
- Each eight bit magnitude comparator has three outputs 180 that indicate whether the reference value 150 , 160 , or 170 is less than, equal to, or greater than the latched counter value 130 . All three comparators' three outputs 180 serve as inputs to a filter circuit 190 which feeds combinational logic 200 that sets a three bit value of N 210 based on the comparators' filtered outputs.
- the combinational logic block 200 and filter circuit 190 can be designed with many different logic devices including AND, NAND, OR, and NOR gates.
- a divide-by-N circuit 220 takes the value of N 210 and the square wave LO input 100 and divides the LO input 100 by N 210 .
- the divided-down LO 230 is the output from the divide-by-N circuit 210 .
- the divided-down LO 230 is a fixed frequency square wave dependent upon the frequency of the LO 100 .
- the divided-down LO 220 is used to control the frequency of an attached class D amplifier.
- the circuit and method works to provide a class D oscillator signal that does not interfere with an input AM signal.
- the AM oscillator is at a frequency of 1200 kHz.
- the 12 bit counter 120 counts pulses from the AM local oscillator 100 over a fixed time period.
- the most significant eight bits of the count tally are periodically latched to the output 130 of the counter and latch 120 .
- the output of the counter and latch 120 is “200.”
- the “200” is latched as the eight most significant bits to provide an input signal to the three comparators 140 , 141 , 142 .
- Each comparator stores or receives a reference number, A, B, and C, respectively.
- the reference numbers correspond to frequency breakpoints for AM signals in the 980-2160 kHz range of input local oscillator signals.
- reference A might be “220”
- reference B is “150”
- reference C is “100”.
- the comparators 140-142 output a two bit binary signal representative of whether the input is greater than, less than or equal to the reference number.
- the comparators have a binary output of “010” when the input signal is greater than the reference signal, “001” when the input signal is less than the reference signal, and “100” when the input equals the reference.
- the logic circuit 180 converts the binary output signals of the comparators into a binary number for dividing the input frequency.
- the differences between the reference numbers are chosen to correspond to a desired range of frequencies. For example, a number greater than A may correspond to a frequency above 1800 kHz; between A and B may correspond to 1500-1800 kHz; 1200-1500 corresponds to a number between B and C and any number less than C corresponds to a frequency less than 1200 kHz.
- Such a choice establishes the algorithm for selecting the number N that divides the AM local oscillator frequency. For example, a frequency in the range of less than 1200 kHz will be divided by 3 to keep the resulting switching frequency far away from 450 kHz or any harmonics thereof.
- the combinational logic converts the results of the comparator signals into a decimal number. Suitable logic provides an output integer divisor signal that is greater than 1 and less than 8. The input frequency is divided by the divisor to generate a class D oscillator signal that does not interfere with the AM signal. Here the 011 results in a divisor or 3 and the input frequency is divided from 1200 kHz to 400 kHz.
- combinational logic circuit can be configured to provided different divisors depending upon the range of input frequencies.
- the comparator outputs may be combined with AND, OR, NOR or XNOR logic gates to achieve practical results.
- the above example is presented merely to show a simple logic circuit.
- FIG. 6 shows an AM radio local oscillator (LO) signal 600 that is input to the algorithm. It passes through a divide-by-N circuit that divides the frequency of the LO by the integer value N where N is between the values of 3 and 6 inclusively.
- the divided-down local oscillator 620 is the output from the circuit.
- the divide-by-N circuit can be created in many different ways, including using integrated circuit divide-by-N logic devices, other off-the-shelf logic products, or gate-level designs.
- the divided-down LO 620 is a fixed frequency square wave dependent upon the frequency of the LO 600 .
- the divided-down LO 620 is used to control the frequency of an attached class D amplifier.
- the value of N is determined by two frequency comparator circuits operating as feedback controllers.
- One comparator 630 compares the divided down LO with a maximum frequency “ceiling” that has been predetermined based on a desired maximum operating frequency and the amount of separation between switching harmonics and tuned radio stations that the ceiling provides. If the divided down LO frequency is above that ceiling, the value of N is increased. By increasing N, the frequency of the divided down LO will decrease. The ceiling comparator 630 will keep increasing N until the divided down LO is at or below the frequency ceiling. When the divided down LO falls below the frequency ceiling, the ceiling comparator 630 no longer increases N.
- N will be at its maximum value of six when the local oscillator is at its maximum frequency of 2260 kHz.
- the frequency ceiling for one particular class D amplifier is 360 kHz. 360 kHz provides for the best possible switching harmonic separation from the tuned radio station while keeping switching suitable for at least one particular class D amplifier design.
- the just-described feedback loop only increments N. If the user of the AM radio is tuning down the AM band and there was no mechanism to decrease the value of N, the divided-down LO would drop to such a low frequency that the attached class D amplifier would be switching too slowly for its output filters to adequately remove the switching frequency and its harmonics from its output. In addition, N would not be at its correct value for avoiding AM radio interference. Therefore, a mechanism for resetting N to its lowest value of three has been devised.
- the feedback loop 640 that resets N runs in parallel with the ceiling comparator 630 feedback loop.
- the N-reset feedback loop 640 stores a recent LO frequency value in a memory such as a digital counter.
- the loop compares the current LO frequency to the one stored in its memory. If the new frequency is lower than the old frequency, the user is tuning the AM radio from a higher to a lower frequency station. Such a change will reset N to its lowest value of three. If that value of N is then too low for the newly tuned station, the ceiling comparator will detect that problem and increase N appropriately.
- a method for using the AM local oscillator (LO) as a determinant of clock frequency for a class D amplifier controller is shown in FIG. 7.
- a square wave LO 100 along with a low-frequency reference clock 110 , serve as inputs to a twelve bit counter and latch circuit 120 .
- the AM tuner's LO is not a square wave, those skilled in the art understand that a simple circuit can be constructed to convert it to a square wave.
- the twelve bit counter accumulates pulses from the LO during the period of the much slower reference clock. When the reference clock period ends, the most significant eight bits of the counter are latched to the output of the module 120 . The least significant four bits of the counter output are discarded as they serve only to help filter the counter value.
- the eight bit latched counter value 130 serves as an input to three digital magnitude comparators 140 - 142 .
- the magnitude comparators 140 - 142 compare three different reference values 150 , 160 , 170 to the latched counter value 130 .
- the magnitude comparators 140 - 142 can be made many different ways. One possible way is to cascade two type 7485 digital four bit comparators for each eight bit comparator 140 - 142 . It is desirable to have hysteresis built into each comparator, or use filtering 190 after the counters, to prevent noise at count values near window comparator transition points from causing any instability in the comparators' 140 - 142 outputs.
- the reference values 150 , 160 , and 170 correspond to frequencies at which the controller should toggle between different oscillator frequencies.
- the reference values are determined based on a special algorithm and the ratio of the local oscillator frequency 100 to the reference clock frequency 110 .
- the logic block 200 is used to determine which external oscillator 220 should be activated by electronic switch 210 . If the output oscillator 220 frequencies are correctly picked and the reference frequencies 150 at which they are engaged are properly chosen, the resultant output frequency 230 that is driving the class D amplifier will always produce a switching frequency and harmonics that avoid the tuned AM radio station.
- the invention may be applied to any switching amplifier where harmonics are a problem.
- the invention is useful in power supplies.
- switching amplifiers are leading candidates for the most efficient power supply.
- the structure and operation of a switching power supply are substantially the same as a class D audio amplifier.
- switching amplifiers generate unwanted AM harmonics.
- the invention can be readily incorporated into switching power supplies to solve the problem of unwanted AM harmonics.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
- Superheterodyne Receivers (AREA)
- Noise Elimination (AREA)
Abstract
A circuit for avoiding AM radio interference in a class D amplifier includes comparing means that compares the frequency of an AM signal to one or more reference signals. The comparing means generates comparator signals indicative of whether the first signal is greater than, less than or equal to the reference signals. A frequency divisor signal that represents a frequency divisor number is issued dependent at least in part upon the comparator signals. Dividing means generate an oscillator signal for the class D amplifier that has a frequency derived by dividing the frequency of the AM signal by the frequency divisor number.
Description
- This application is a continuation of U.S. patent application Ser. No. 09/342,376, filed Jun. 29, 1999, which in turn claims the benefit of U.S. Provisional Patent Application Ser. No. 60/113,197 filed Dec. 22, 1998.
- The present invention relates generally to class D amplifiers and, more particularly, to class D amplifiers that have one or more modes of operation for avoiding AM radio harmonic frequencies during operation.
- Class D power amplifiers are typically pulse-width modulated amplifiers that switch at frequencies well above the top of the audio band, often at frequencies of 100 kHz or greater. When a class D amplifier switches at these high frequencies, the switching frequency or its harmonics can interfere with AM radio receivers that are located close to the class D amplifier. Because of these interference problems, class D amplifiers cannot be easily integrated into consumer electronic products, such as stereo receivers, that have an AM tuner and power amplifier in the same chassis. Class D modulators switching in the 50 khz to 2 MHz range generate harmonics which interfere with AM radio reception. This has precluded wide spread acceptance of class D in products with an AM radio.
- The AM radio broadcast band spans from 540 to 1700 kHz in the US and up to 30 MHz worldwide. To sample a 20 khz audio signal, class D modulators must run at frequencies greater than 200 khz. Because the output of these modulators is a pulse width modulated square wave, the modulators generate both even and odd harmonics. The low pass filter that removes the carrier from the speaker leads also attenuates these harmonics. However, it is not practical to design a filter with adequate high frequency attenuation and still pass 20 kHz audio signals without interfering with the sensitive AM receiver bandpass. Furthermore, the printed circuit board traces carrying the pulse width modulated square wave tend to radiate radio frequency energy that may be picked up by the AM antenna.
- In theory the problem can be solved by ensuring the clock frequency of the class D modulator is much higher than the AM broadcast band. This however cannot be practically implemented for several reasons. First, with a 2 MHz carrier the FETs must be switched by high current gate drivers. At the duty cycle extremes, the very short on and off times are not possible to achieve even with high gate drive. Thus, the theoretical power is limited. Secondly, the fast switching times will make it nearly impossible to achieve EMC compliance above 30 Mhz. Further, unless all the clocks are synchronized in stereo and five channel applications, IMD products will be generated that will interfere with the AM band. Moreover, the body diodes of the MOSFETS have a relatively long recovery time, and thus cannot be used at this high frequency. Thus, a Shottky commutating diode is required. At bus voltages greater than 48 VDC, the forward drop of this diode may be higher than that of the body diode, and the body diode will have to be blocked with a drain diode. Lastly, the AM band in Europe extends to 30 Mhz.
- The present invention provides, in one form thereof, circuits and methods for solving the problem of class D amplifier interference with the AM radio band. In its broader aspects the invention provides one or more reference standards for frequency. The AM radio's local oscillator signal, or the switching amplifier signal, or both, are compared to the standards. Suitable circuitry then modifies the switching amplifier signal to keep the switching amplifier signal far enough away from the tuned AM radio station and the local oscillator and thereby avoid the problem of interference. The invention provides means for monitoring the local oscillator and the switching signal and selecting a switching oscillator signal that has a frequency which is neither a harmonic of the local oscillator nor the tuned AM radio station. The invention either generates the switching signal from the local oscillator or selects another oscillator with a frequency that is not a harmonic of the local oscillator or tuned AM radio station.
- The class D amplifier controlled by the divided local oscillator signal in each of these embodiments may be any suitable amplifier, including a self oscillating pulse width modulator with an integrator with feedback from the output of the amplifier and a comparator coupled to the output of the integrator. The output of the modulator is coupled to a bridge gate driver that controls the power to a MOSFET bridge circuit. The bridge circuit is connected between high and low voltage power busses and has at least two MOSFETs connected in series with each other. The class D amplifier under discussion must have a provision for external control of its switching frequency.
- The local oscillator signal is present in all AM radios and is at a frequency of 450 or 455 kHz above the tuned radio station in radios designed to receive the US broadcast band. The local oscillator may be found at different offsets from the tuned station in other nations, but a circuit can be designed as long as the offset is known. The local oscillator can take any periodic form depending on the design of the tuner. Often the local oscillator is a sine wave created by a phase-locked loop circuit.
- Those skilled in the art understand that the control concept described in the analog comparator embodiment can be implemented by using any of a very large number of physical products, including, but not limited to, digital devices such as Complex Programmable Logic Devices (CPLDs), Field Programmable Gate Arrays (FPGAs), microcontrollers, semi-custom or custom Application Specific Integrated Circuits (ASICs), and 74xxxx series integrated circuit logic gates. A large number of different analog devices, including resistors, capacitors, inductors, transistors, and field-effect transistors (FETs) may be combined in different ways to implement the analog portion of the algorithm presented here. Future technological advances may produce other physical devices capable of implementing the algorithm. Regardless of the products used for implementation of this algorithm, any implementation of the algorithm is covered in this patent.
- Analog Comparators
- One embodiment of the invention uses analog comparators and a digital counter. That embodiment takes a local oscillator signal from the AM tuner and uses it to intelligently determine a fixed operating frequency for a class D amplifier. The local oscillator is divided by an integer number N where 2<N<7 for the US AM broadcast band and the particular class D amplifier for which the system was devised. N varies between three and six inclusive throughout the range of local oscillator frequencies used in an AM tuner. N for any particular local oscillator frequency is chosen so that the frequency and its harmonics resulting from dividing the local oscillator frequency by N are as far as possible from the tuned radio station corresponding to the frequency of the local oscillator.
- The analog comparator embodiment provides a method for determining the appropriate value of N based on a pre-determined algorithm. The method is comprised of a set of analog voltage comparators that control a digital divide-by-N circuit. The divide-by-N circuit divides the frequency of the AM local oscillator pulse train by the appropriate value of N.
- Digital Comparators
- Another embodiment of the invention relies upon a square wave input oscillator signal and a digital circuit for dividing the square wave to a non-interfering frequency. That embodiment takes a local oscillator signal from the AM tuner and uses it to intelligently determine a fixed operating frequency for a class D amplifier. The local oscillator is divided by an integer number N where 2<N<7 for the US AM broadcast band in the particular application of this control method presented here. N will vary from three to six throughout the range of local oscillator frequencies used in an AM tuner. N is chosen so that the frequency and its harmonics resulting from dividing the local oscillator frequency by N are as far as possible from the tuned radio station corresponding to the frequency of the local oscillator. Keeping the switching harmonics and fundamental away from the tuned radio station's frequency and the local oscillator prevents electromagnetic interference.
- The digital comparator embodiment providing a method for determining the appropriate value of N is described in this document. The method is essentially a digital window comparator comprised of a counter and a latch that serves as an input to three digital magnitude comparators. The magnitude comparators instruct a divide-by-N circuit on the proper value of N by which to divide the local oscillator.
- The class D amplifier under discussion must have a provision for external control of its switching frequency. Such an amplifier with an external input would be controlled by the algorithm described in this patent.
- Two Loop
- A third embodiment is a two loop digital comparator circuit. It takes a local oscillator signal from the AM tuner and uses it to intelligently determine a fixed operating frequency for a class D amplifier. The local oscillator is divided by an integer number N where, for the particular amplifier used, 2<N<7 for the US AM broadcast band. N varies throughout the range of local oscillator frequencies used in an AM tuner. N is chosen so that the frequency and its harmonics resulting from dividing the local oscillator frequency by N are as far as possible from the tuned radio station corresponding to the frequency of the local oscillator.
- An algorithm for determining the appropriate value of N is described in this document. The algorithm is essentially a pair of frequency comparators that compare the local oscillator frequency with both a maximum frequency and a previously detected frequency. The frequency comparators instruct a divide-by-N circuit on the proper value of N by which to divide the local oscillator.
- The class D amplifier under discussion must have a provision for external control of its switching frequency. Such an amplifier with an external input would be controlled by the algorithm described in this patent.
- Selected Clocks
- A fourth embodiment relies upon selecting one of a plurality of clocks or oscillators based upon a comparison of the local oscillator to the switching frequency of the class D amplifier. It provides a circuit and a method that prevents electromagnetic interference from class D amplifiers from interfering with AM radios located in the same chassis as the class D amplifiers. The method can be used in a variety of consumer electronic audio products such as AM/FM stereo receivers, portable “boom boxes,” and personal stereos such as the Sony Walkman. An electronic controller has been developed that controls the switching frequency of a class D amplifier to prevent its switching fundamental and harmonics from interfering with the in-chassis AM radio.
- The class D amplifier under discussion must have a provision for external control of its switching frequency. Such an amplifier with an external input would be controlled by the algorithm described in this patent.
- FIG. 1 is a schematic of a typical prior art class D amplifier;
- FIG. 2 is a schematic diagram of a dual mode harmonic avoidance class D amplifier;
- FIG. 3 is a schematic diagram of a dual mode combined class D/AB amplifier;
- FIG. 4 is a block diagram of a method for using the AM local oscillator as a clock source for a class D amplifier;
- FIG. 5 is a block diagram of a method for using the AM local oscillator as a clock source for a class D amplifier;
- FIG. 6 is a block diagram of an algorithm for dividing the AM local oscillator down to a frequency usable by a suitable class D amplifier; and
- FIG. 7 is a block diagram of a method for using the AM local oscillator as a reference for making intelligent control decisions about the switching frequency of a class D amplifier that does not interfere with a nearby AM radio.
- Advances in MOSFET technology as well as advances in integrated circuits have made it possible to apply class D amplifiers to audio applications. Class D amplifiers are significantly more efficient than class AB amplifiers. In the past, disadvantages of class D amplifiers included higher parts count, cost, electromagnetic interference, and poor performance. With increased integration and the introduction of sophisticated control integrated circuits these disadvantages are becoming less pronounced. In the near future, class D amplifiers will replace class AB amplifiers in many applications. Class D amplifiers already have a clear advantage in high power applications. As the cost and component count of these amplifiers fall, class D amplifiers will be able to complete with class AB amplifiers in low and medium power applications.
- To overcome the poor performance of class D amplifiers, others have suggested a self oscillating variable frequency modulator as shown in FIG. 1. An
integrator 10 has an audio input over an input resistor RIN. It has a digital feedback input A over resistor RDFB, and an analog feedback at input B over resistor RAFB. The respective analog and digital feedback signals A, B, are taken from the output of thebridge circuit 20 and the low-pass filter that comprises the inductor L and capacitor CLP. For purposes of understanding, let us simply focus on the digital output A and assume that there is no audio input. In this case, the output at point A is a square wave with a 50% duty cycle. When the square wave is high, current flows through RDFB into the summing junction of theintegrator 10. Its output ramps down until it reaches the negative threshold of thecomparator 12. R1 and R2 are used to add hysteresis to thecomparator 12. These resistors can be used to adjust the comparator positive and negative thresholds. When the output of thecomparator 12 goes low, theupper FET 22 turns off and after a short delay thelower FET 24 turns on. The square wave goes low, and current now flows out of theintegrator 10 summing junction through RDFB. The output of theintegrator 10 reverses and ramps up until it reaches the positive threshold of thecomparator 12. This signals thelower FET 24 to turn off and after a short delay theupper FET 22 turns on. The square wave goes high and the cycle continues. With no audio signal, the output at A is a 50% square wave, and the output of theintegrator 10 is a triangle wave. - Now consider the case when an audio signal is applied. Assuming that the audio signal is positive, then current flows through RIN into the integrator summing junction. Current also flows through RAFB out of the summing junction (negative feedback). The net contribution of the audio signal to the integrator summing junction current is IRIN−IRAFB. When the
upper FET 22 is on, the currents IDFB and (IRIN−IRAFB) are both into the summing junction. This speeds up the ramp at the output of theintegrator 10. When thelower FET 24 is on, the current through IDFB reverses and the two current now are in opposite directions. This slows the ramp down. A similar analysis can be applied to the case where the input signal is negative. - Since the hysteresis built into the
comparator 12 is constant, the slope of the positive and negative ramps directly affects the positive and negative pulse widths, and therefore the duty cycle and frequency of the comparator output. At the higher positive audio input voltages, the audio output becomes negative and the on time of the high side switch becomes negligible compared to the on time period of the low side switch. The width of the low side pulse is roughly proportional to the output voltage and primarily sets the loop frequency. - Harmonic Avoidance Class D Amplifier
- Sonic performance is very important in audio amplifiers. Audio class D amplifiers must have low THD, low noise, and a flat frequency response. These performance specifications conflict with the requirement that the amplifier must not interfere with AM radio. The solution is dual mode operation. When in an AM-compatibility mode, the amplifier must not interfere with AM radio reception. Since AM radio is band limited to 5 khz and the background noise is high, a slight degradation in performance is acceptable in most cases. Otherwise, the design goal is to optimize the sound for maximum fidelity.
- FIG. 2 shows one solution that includes a harmonic avoidance amplifier. The local oscillator signal for an AM receiver is 450 KHz above the selected receive frequency. This signal provides the information necessary for the harmonic avoidance circuit to know what frequency to avoid. It also provides a frequency standard to which to synchronize multiple amplifiers to prevent intermodulation of individual amplifier clocks that could produce interference at the selected frequency.
- This amplifier solves the AM interference issue by preventing co-location of clock harmonics with the receiver-selected frequency. FM interference can be solved with appropriate filtering, shielding, and soft switching techniques. This technique allows full power operation for both AM and FM receptions with only a minor degradation of audio performance in AM reception associated with the fixed frequency modulator in AM compatibility mode. The concept of dual mode operation is not limited to this specific example. Dual mode operation can involve other techniques which control the harmonics generated by the switching amplifier or other amplification technology when receiving AM signals. AM interference is the primary concern. Otherwise, audio fidelity is the primary design goal.
- Combined Class D/AB Amplifier
- FIG. 3 shows one possible solution for a dual mode amplifier. When in AM mode, the two MOSFETS are controlled as a class AB amplifier. Otherwise, the amplifier operates as a class D amplifier.
- The AM/
FM switch 10 sets the mode of operation. The AM mode detector block, 1, generates a logic signal depending on the switch. If AM-compatibility mode is engaged, then the amplifier operates as a class AB amplifier. The AM logic signal is applied to the two transmission gates, 4, so that the class AB amplifier is connected directly to the gates of the MOSFETS. Meanwhile, the inverted AM signal tri-states both gate drivers. Sensing the voltage drop across the two resistors, Re1 and Re2, provides current limit protection. When AM-compatibility mode is not engaged, the amplifier operates as a class D amplifier. The two transmission gates are open disconnecting the class AB from the gates. The inverted AM signal enables both gate drivers. - This amplifier solves the AM interference issue by operating as a class AB amplifier while in AM-compatibility mode. FM interference can be solved with appropriate filtering, shielding, and soft switching techniques. While the peak power is the same for both modes of operation, AM mode is limited by the poor efficiency of class AB amplifiers.
- The concept of dual mode operation is not limited to the specific example. In theory it can be extended to cover class A and class B linear amplifiers. Furthermore, dual mode operation can involve other techniques that control the harmonics generated by the switching amplifier itself. This would allow the amplifier to switch between two high efficiency modes. In AM mode, AM interference is the primary concern. Otherwise, audio fidelity is the primary design goal.
- Analog Comparators
- A method for using the AM local oscillator (LO) as a clock source for a class D amplifier is shown in FIG. 4. The
local oscillator signal 100 is fed through afilter 110 that may be either an active or passive circuit. As long as the time constant for the filter is long enough, variations in the input local oscillator frequency will result in a nearly-DC, very slowly changingoutput voltage 150 from the filter. The magnitude of the output voltage varies with the frequency of the input AM local oscillator voltage: the higher the input frequency, the higher the output voltage and vice versa. The output voltage is fed to three analog hysteresisvoltage comparator circuits different reference voltage -
Combinational logic 180 considers the states of the three analog comparators and generates a three-bit value forN 190. N is a three bit binary input to a digital divide-by-N circuit. Those skilled in the art understand that thecombinational logic block 180 can be designed with many different logic devices including AND, NAND, OR, and NOR gates. - A divide-by-
N circuit 200 divides the frequency ofLO input 100 byN 190. The divided-downLO 210 is the resultant output. Those skilled in the art understand that the divide-by-N circuit can be created in many different ways, including using integrated circuit divide-by-N logic devices, other off-the-shelf logic products, or gate-level designs. The divided-downLO 210 is a fixed frequency square wave dependent upon the frequency of theLO 100. The divided-downLO 210 is used to control the frequency of an attached class D amplifier. - Here is an example of how the circuit and method works to provide a class D oscillator signal that does not interfere with an input AM signal. Assume the AM oscillator is at a frequency of 1200 kHz. The
filter 110 is a passive circuit comprising a capacitor and resistors. It converts the 1200 kHz signal in to a 4 volt dc signal. The reference voltage signals are 6 volts for reference A, 3 volts for reference B, and 1 volt for reference C. Thecomparators logic circuit 180 converts the binary output signals into a binary number for dividing the input frequency. A truth table of the possible binary output signals looks as follows:A B C N(decimal) 0 0 0 0 0 0 1 1 0 1 0 2 0 1 1 3 1 0 0 4 1 0 1 5 1 1 0 6 1 1 1 7 - The combinational logic, as just described, converts the results of the comparator signals into a decimal number. Suitable logic provides an output integer divisor signal that is greater than 1 and less than 8. The input frequency is divided by the divisor to generate a class D oscillator signal that does not interfere with the AM signal. Here the 011 results in a divisor of 3 and the input frequency is divided from 1200 kHz to 400 kHz.
- Those skilled in the art understand that the combinational logic circuit can be configured to provided different divisors depending upon the range of input frequencies. The comparator outputs may be combined with AND, OR, NOR or XNOR logic gates to achieve practical results. The above example is presented merely to show a simple logic circuit.
- Digital Comparators
- A method for using the AM local oscillator (LO) as a clock source for a class D amplifier is shown in FIG. 5. A
square wave LO 100, along with a low-frequencyreference clock frequency 110, serve as inputs to a twelve bit counter andlatch circuit 120. If the AM tuner's LO is not a square wave, those skilled in the art can understand that a simple analog circuit can be constructed to convert it to a square wave. The twelve bit counter accumulates pulses from the LO during the period of the much slower reference clock. When the reference clock period ends, the most significant eight bits of the counter are latched to the output of themodule 120. The least significant four bits of the counter output are discarded as they serve only to help filter the counter value. - The eight bit latched
counter value 130 serves as an input to three digital magnitude comparators 140-142. The magnitude comparators compare threedifferent reference values counter value 130. Those skilled in the art understand that the magnitude comparators can be made many different ways. One possible way is to cascade two type 7485 digital four bit comparators for each eight bit comparator. It is also desirable to have hysteresis built into each comparator to prevent noise at boundary conditions from causing any instability in the comparators' 140-142 outputs. - The reference values150, 160, and 170 correspond to frequencies at which the value of N should change. The reference values are determined based on a special algorithm and the ratio of the
local oscillator frequency 100 to thereference clock frequency 110. N can be an integer between the values of three and six inclusive. Each eight bit magnitude comparator has threeoutputs 180 that indicate whether thereference value counter value 130. All three comparators' threeoutputs 180 serve as inputs to afilter circuit 190 which feedscombinational logic 200 that sets a three bit value ofN 210 based on the comparators' filtered outputs. Those skilled in the art understand that thecombinational logic block 200 andfilter circuit 190 can be designed with many different logic devices including AND, NAND, OR, and NOR gates. - A divide-by-
N circuit 220 takes the value ofN 210 and the squarewave LO input 100 and divides theLO input 100 byN 210. The divided-downLO 230 is the output from the divide-by-N circuit 210. Those skilled in the art understand that the divide-by-N circuit can be created in many different ways, including using integrated circuit divide-by-N logic devices, other off-the-shelf logic products, or gate-level designs. The divided-downLO 230 is a fixed frequency square wave dependent upon the frequency of theLO 100. The divided-downLO 220 is used to control the frequency of an attached class D amplifier. - Here is an example of how the circuit and method works to provide a class D oscillator signal that does not interfere with an input AM signal. Assume the AM oscillator is at a frequency of 1200 kHz. The 12 bit counter120 counts pulses from the AM
local oscillator 100 over a fixed time period. The most significant eight bits of the count tally are periodically latched to theoutput 130 of the counter andlatch 120. Assume that the output of the counter and latch 120 is “200.” The “200” is latched as the eight most significant bits to provide an input signal to the threecomparators logic circuit 180 converts the binary output signals of the comparators into a binary number for dividing the input frequency. - The differences between the reference numbers are chosen to correspond to a desired range of frequencies. For example, a number greater than A may correspond to a frequency above 1800 kHz; between A and B may correspond to 1500-1800 kHz; 1200-1500 corresponds to a number between B and C and any number less than C corresponds to a frequency less than 1200 kHz. Such a choice establishes the algorithm for selecting the number N that divides the AM local oscillator frequency. For example, a frequency in the range of less than 1200 kHz will be divided by 3 to keep the resulting switching frequency far away from 450 kHz or any harmonics thereof.
- The combinational logic converts the results of the comparator signals into a decimal number. Suitable logic provides an output integer divisor signal that is greater than 1 and less than 8. The input frequency is divided by the divisor to generate a class D oscillator signal that does not interfere with the AM signal. Here the 011 results in a divisor or 3 and the input frequency is divided from 1200 kHz to 400 kHz.
- Those skilled in the art understand that the combinational logic circuit can be configured to provided different divisors depending upon the range of input frequencies. The comparator outputs may be combined with AND, OR, NOR or XNOR logic gates to achieve practical results. The above example is presented merely to show a simple logic circuit.
- Two Loop Comparator
- FIG. 6 shows an AM radio local oscillator (LO) signal600 that is input to the algorithm. It passes through a divide-by-N circuit that divides the frequency of the LO by the integer value N where N is between the values of 3 and 6 inclusively. The divided-down
local oscillator 620 is the output from the circuit. Those skilled in the art understand that the divide-by-N circuit can be created in many different ways, including using integrated circuit divide-by-N logic devices, other off-the-shelf logic products, or gate-level designs. The divided-downLO 620 is a fixed frequency square wave dependent upon the frequency of theLO 600. The divided-downLO 620 is used to control the frequency of an attached class D amplifier. - The value of N is determined by two frequency comparator circuits operating as feedback controllers. One
comparator 630 compares the divided down LO with a maximum frequency “ceiling” that has been predetermined based on a desired maximum operating frequency and the amount of separation between switching harmonics and tuned radio stations that the ceiling provides. If the divided down LO frequency is above that ceiling, the value of N is increased. By increasing N, the frequency of the divided down LO will decrease. Theceiling comparator 630 will keep increasing N until the divided down LO is at or below the frequency ceiling. When the divided down LO falls below the frequency ceiling, theceiling comparator 630 no longer increases N. As long as the frequency ceiling is properly chosen, N will be at its maximum value of six when the local oscillator is at its maximum frequency of 2260 kHz. The frequency ceiling for one particular class D amplifier is 360 kHz. 360 kHz provides for the best possible switching harmonic separation from the tuned radio station while keeping switching suitable for at least one particular class D amplifier design. - The just-described feedback loop only increments N. If the user of the AM radio is tuning down the AM band and there was no mechanism to decrease the value of N, the divided-down LO would drop to such a low frequency that the attached class D amplifier would be switching too slowly for its output filters to adequately remove the switching frequency and its harmonics from its output. In addition, N would not be at its correct value for avoiding AM radio interference. Therefore, a mechanism for resetting N to its lowest value of three has been devised. The
feedback loop 640 that resets N runs in parallel with theceiling comparator 630 feedback loop. - The N-
reset feedback loop 640 stores a recent LO frequency value in a memory such as a digital counter. The loop compares the current LO frequency to the one stored in its memory. If the new frequency is lower than the old frequency, the user is tuning the AM radio from a higher to a lower frequency station. Such a change will reset N to its lowest value of three. If that value of N is then too low for the newly tuned station, the ceiling comparator will detect that problem and increase N appropriately. - Multiple Clocks
- A method for using the AM local oscillator (LO) as a determinant of clock frequency for a class D amplifier controller is shown in FIG. 7. A
square wave LO 100, along with a low-frequency reference clock 110, serve as inputs to a twelve bit counter andlatch circuit 120. If the AM tuner's LO is not a square wave, those skilled in the art understand that a simple circuit can be constructed to convert it to a square wave. The twelve bit counter accumulates pulses from the LO during the period of the much slower reference clock. When the reference clock period ends, the most significant eight bits of the counter are latched to the output of themodule 120. The least significant four bits of the counter output are discarded as they serve only to help filter the counter value. - The eight bit latched
counter value 130 serves as an input to three digital magnitude comparators 140-142. The magnitude comparators 140-142 compare threedifferent reference values counter value 130. Those skilled in the art understand that the magnitude comparators 140-142 can be made many different ways. One possible way is to cascade two type 7485 digital four bit comparators for each eight bit comparator 140-142. It is desirable to have hysteresis built into each comparator, or use filtering 190 after the counters, to prevent noise at count values near window comparator transition points from causing any instability in the comparators' 140-142 outputs. - The reference values150, 160, and 170 correspond to frequencies at which the controller should toggle between different oscillator frequencies. The reference values are determined based on a special algorithm and the ratio of the
local oscillator frequency 100 to thereference clock frequency 110. - The
logic block 200 is used to determine whichexternal oscillator 220 should be activated byelectronic switch 210. If theoutput oscillator 220 frequencies are correctly picked and thereference frequencies 150 at which they are engaged are properly chosen, theresultant output frequency 230 that is driving the class D amplifier will always produce a switching frequency and harmonics that avoid the tuned AM radio station. - Other Applications
- Those skilled in the art will appreciate that the invention may be applied to any switching amplifier where harmonics are a problem. For example, the invention is useful in power supplies. As the demand for more efficient power supplies increases, switching amplifiers are leading candidates for the most efficient power supply. The structure and operation of a switching power supply are substantially the same as a class D audio amplifier. Likewise, switching amplifiers generate unwanted AM harmonics. The invention can be readily incorporated into switching power supplies to solve the problem of unwanted AM harmonics.
- Having thus described the preferred embodiments and applications of the invention, those skilled in the art will understand that further additions, changes and modifications may be made to the invention without departing from the spirit and scope as set forth in the following claims.
Claims (39)
1. A circuit for avoiding AM radio interference in a class D amplifier, said circuit comprising:
means for comparing a first signal representative of a frequency of an AM signal to one or more reference signals representative of different frequencies, and for generating comparator signals representative of whether the first signal is greater than, less than or equal to the reference signals;
means for issuing a frequency divisor signal dependent at least in part upon said comparator signals, said frequency divisor signal representative of a frequency divisor number; and
means for generating an oscillator signal for the class D amplifier, said oscillator signal having a switching frequency derived by dividing the frequency of the AM signal by said frequency divisor number.
2. The circuit of claim 1 , wherein the AM signal is a local oscillator signal.
3. The circuit of claim 1 , wherein said reference signals and said first signal are digital signals, said means for comparing comprising a counter and latch circuit, said counter and latch circuit receiving the AM signal and a reference clock signal, said counter and latch issuing said first signal.
4. The circuit of claim 3 , wherein said means for comparing further comprises at least one digital comparator circuit, each of said comparator circuits comparing said first signal to a corresponding one of said reference signals, each of said comparator circuits generating a respective one of said comparator signals.
5. The circuit of claim 3 , wherein said means for issuing a frequency divisor signal comprises a logic circuit receiving said comparator signals and issuing said frequency divisor signal.
6. The circuit of claim 5 , said means for issuing a frequency divisor signal further comprising at least one filter, each filter receiving a corresponding one of said comparator signals and issuing filtered comparator signals to said logic circuit.
7. The circuit of claim 1 , wherein said means for generating an oscillator signal comprises a divider circuit, said divider circuit receiving said divisor signal and the AM signal, and issuing said oscillator signal.
8. The circuit of claim 1 , wherein said reference signals and said first signal are direct current (DC) signals, said means for comparing comprising a filter, said filter receiving the AM signal and issuing said first signal.
9. The circuit of claim 8 , wherein said means for comparing further comprises at least one analog comparator, each of said comparators comparing said first signal to a corresponding one of said reference signals, each of said comparators generating a respective one of said comparator signals.
10. The circuit of claim 8 , wherein said means for issuing a frequency divisor signal comprises a logic circuit receiving said comparator signals and issuing said divisor signal.
11. The circuit of claim 1 , wherein said frequency divisor number comprises an integer divisor greater than one and less than 8.
12. A circuit for avoiding AM radio interference in a class D amplifier, said amplifier having an oscillator signal, said oscillator signal having a switching frequency, said circuit comprising:
means for converting an AM signal into a first signal, said first signal dependent at least in part upon a frequency of said AM signal;
means for comparing said first signal to one or more reference signals, said means for comparing issuing comparator signals, said comparator signals being representative of whether said first signal is greater than, less than or equal to said reference signals;
means for issuing a frequency divisor signal dependent at least in part upon said comparator signals, said frequency divisor signal representative of a frequency divisor number; and
means for modifying said switching frequency to a divided switching frequency, said divided switching frequency being dependent at least in part upon the frequency of the AM signal and said frequency divisor number.
13. The circuit of claim 12 , wherein the AM signal is a local oscillator signal.
14. The circuit of claim 12 , wherein said reference signals and said first signal are digital signals, said means for converting comprising a counter and latch circuit, said counter and latch circuit receiving the AM signal and a reference clock signal, said counter and latch issuing said first signal.
15. The circuit of claim 14 , wherein said means for comparing comprises at least one digital comparator circuit, each of said comparator circuits comparing said first signal to a corresponding one of said reference signals, each of said comparator circuits generating a respective one of said comparator signals.
16. The circuit of claim 15 , wherein said means for issuing a frequency divisor signal comprises a logic circuit receiving said comparator signals and issuing said frequency divisor signal
17. The circuit of claim 16 , wherein said means for issuing a frequency divisor signal further comprises at least one filter, each filter receiving a corresponding one of said comparator signals and issuing filtered comparator signals to said logic circuit.
18. The circuit of claim 12 , wherein said reference signals and said first signal are analog signals, said means for converting comprising a filter circuit, said filter circuit receiving the AM signal and issuing said first signal.
19. The circuit of claim 18 , wherein said means for comparing comprises at least one analog comparator circuit, each of said comparator circuits comparing said first signal to a corresponding one of said reference signals, each of said comparator circuits generating a respective one of said comparator signals.
20. The circuit of claim 12 , wherein said means for modifying said switching frequency comprises a divider circuit receiving said divisor signal and the AM signal, and issuing said divided switching frequency, said divided switching frequency derived by dividing the frequency of the AM signal by said frequency divisor number
21. The circuit of claim 12 , further comprising a plurality of oscillator circuits, each of said oscillator circuits issuing an oscillator signal having a respective switching frequency, said means for modifying said switching frequency comprising a logic and switching circuit interconnected between said means for comparing and said oscillator circuits, said logic and switching circuit receiving said comparator signals and selecting dependent at least in part thereon one of said oscillator circuits.
22. The circuit of claim 12 , wherein said frequency divisor number comprises an integer divisor greater than one and less than 8.
23. A method for avoiding AM radio interference in a class D amplifier, said amplifier having an oscillator signal, said oscillator signal having a switching frequency, said method comprising the steps of:
converting an AM signal into a first signal representative of the frequency of the AM signal;
comparing said first signal to one or more reference signals;
determining dependent at least in part upon said comparing step a modified switching frequency for the oscillator signal; and
issuing the oscillator signal at the modified switching frequency to thereby avoid interference with the AM signal.
24. The method of claim 23 , wherein said issuing step comprises selecting one of a plurality of oscillators, each of said oscillators having a respective switching frequency.
25. The method of claim 23 , wherein said comparing step further comprises issuing comparator signals, each of said comparator signals being representative of whether the first signal is greater than, less than or equal to a corresponding one of said reference signals;
26. The method of claim 25 , comprising the further step of generating a frequency divisor number dependent at least in part upon said comparator signals.
27. The method of claim 26 , wherein said determining step comprises dividing the frequency of the AM signal by the frequency divisor number to derive the modified switching frequency.
28. The method of claim 23 , wherein the AM signal is a local oscillator signal.
29. The method of claim 23 , wherein said reference signals comprise binary signals, and said converting step comprises converting the AM signal into a binary signal.
30. The method of claim 29 , comprising the further step of filtering the comparator signals prior to said selecting step.
31. The method of claim 23 , wherein said reference signals comprise analog signals, and said converting step comprises converting the AM signal to a direct current (DC) signal.
32. The method of claim 31 , wherein the converting step comprising filtering the AM signal.
33. A method for avoiding AM radio interference in a class D amplifier comprising:
dividing the frequency of an AM signal by an integer divisor to generate a divided oscillator signal for the class D amplifier that does not interfere with the AM signal;
iteratively comparing the frequency of the divided oscillator signal to a reference frequency;
incrementing the integer divisor when the divided oscillator signal is greater than the reference frequency;
iteratively comparing a current frequency of the AM signal to a previous frequency of the AM signal; and
resetting the integer divisor to a minimum integer when the current frequency of the AM signal is less than the previous frequency of the AM signal.
34. The method of claim 33 , wherein the AM signal comprises a local oscillator signal.
35. The method of claim 34 , wherein the local oscillator varies over a range of 980 kHz to 2260 kHz.
36. The method of claim 33 , wherein the minimum integer is 3 and the value of the integer varies from 3 to 6 inclusively.
37. A circuit for avoiding AM radio interference in a class D amplifier, comprising:
a divide by N circuit receiving an input local oscillator signal having an input frequency, said divide by N circuit issuing a divided local oscillator signal having a divided frequency that does not interfere with the local oscillator signal, said divided frequency being derived by dividing said input frequency by an integer divisor;
a first comparator receiving the divided local oscillator signal and comparing the divided frequency to a reference frequency, said first comparator issuing an increment signal when said divided local oscillator signal is greater than said reference signal;
an incrementing circuit receiving said increment signal and incrementing said integer divisor in response thereto;
a second comparator receiving said input local oscillator signal and comparing said input frequency to a previous value of said input frequency, said comparator issuing a reset signal when said input frequency is less than said previous value; and
a reset circuit receiving said reset signal and resetting said integer divisor to a minimum integer in response thereto.
38. The circuit of claim 37 , wherein said input oscillator frequency varies from approximately 980 kHz to approximately 2260 kHz.
39. The circuit of claim 37 , wherein the minimum integer is 3 and the value of the integer varies from 3 to 6 inclusively.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/430,823 US20030194971A1 (en) | 1998-12-22 | 2003-05-06 | Dual mode class D amplifiers |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11319798P | 1998-12-22 | 1998-12-22 | |
US09/342,376 US6587670B1 (en) | 1998-12-22 | 1999-06-29 | Dual mode class D amplifiers |
US10/430,823 US20030194971A1 (en) | 1998-12-22 | 2003-05-06 | Dual mode class D amplifiers |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/342,376 Continuation US6587670B1 (en) | 1998-12-22 | 1999-06-29 | Dual mode class D amplifiers |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030194971A1 true US20030194971A1 (en) | 2003-10-16 |
Family
ID=26810789
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/342,376 Expired - Fee Related US6587670B1 (en) | 1998-12-22 | 1999-06-29 | Dual mode class D amplifiers |
US10/430,823 Abandoned US20030194971A1 (en) | 1998-12-22 | 2003-05-06 | Dual mode class D amplifiers |
US10/430,756 Expired - Fee Related US6768376B2 (en) | 1998-12-22 | 2003-05-06 | Dual mode class D amplifiers |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/342,376 Expired - Fee Related US6587670B1 (en) | 1998-12-22 | 1999-06-29 | Dual mode class D amplifiers |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/430,756 Expired - Fee Related US6768376B2 (en) | 1998-12-22 | 2003-05-06 | Dual mode class D amplifiers |
Country Status (4)
Country | Link |
---|---|
US (3) | US6587670B1 (en) |
EP (1) | EP1014566A3 (en) |
JP (1) | JP2000196376A (en) |
CN (1) | CN1267955A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060140644A1 (en) * | 2004-12-23 | 2006-06-29 | Paolella Arthur C | High performance, high efficiency fiber optic link for analog and RF systems |
US20070079710A1 (en) * | 2005-09-26 | 2007-04-12 | Fuji Xerox Co., Ltd. | Capacitive load driving circuit and method, liquid droplet ejection device, and piezoelectric speaker driving device |
US20070126872A1 (en) * | 2005-12-06 | 2007-06-07 | Michael Bolotine | Modular surveillance camera system |
EP2058942A1 (en) * | 2006-08-29 | 2009-05-13 | Panasonic Corporation | Digital amplifier |
US20130147963A1 (en) * | 2005-12-06 | 2013-06-13 | Robert Bosch Gmbh | Modular surveillance camera system with self-identification capability |
US20140354257A1 (en) * | 2013-05-30 | 2014-12-04 | Apple Inc. | Discrete narrow-band switching frequency avoidance of a switch mode power converter |
Families Citing this family (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6850623B1 (en) | 1999-10-29 | 2005-02-01 | American Technology Corporation | Parametric loudspeaker with improved phase characteristics |
US20050195985A1 (en) * | 1999-10-29 | 2005-09-08 | American Technology Corporation | Focused parametric array |
US6970503B1 (en) * | 2000-04-21 | 2005-11-29 | National Semiconductor Corporation | Apparatus and method for converting analog signal to pulse-width-modulated signal |
US7142819B1 (en) * | 2000-08-30 | 2006-11-28 | Cirrus Logic, Inc. | Circuits and methods for controlling switching noise in switched-mode circuits |
TW519792B (en) * | 2000-08-30 | 2003-02-01 | Cirrus Logic Inc | Circuits and methods for reducing interference from switched mode circuits |
JP2002204129A (en) * | 2000-12-28 | 2002-07-19 | Niigata Seimitsu Kk | Amplifier circuit for am broadcast |
US6819912B2 (en) * | 2001-11-05 | 2004-11-16 | Freescale Semiconductor, Inc. | Variable frequency switching amplifier and method therefor |
JP3894294B2 (en) * | 2001-11-19 | 2007-03-14 | ソニー株式会社 | Power Amplifier |
CA2474257A1 (en) * | 2002-01-18 | 2003-08-07 | American Technology Corporation | Modulator- amplifier |
JP3896894B2 (en) | 2002-05-13 | 2007-03-22 | ソニー株式会社 | Power amplifier |
JP2004048701A (en) * | 2002-05-14 | 2004-02-12 | Sony Corp | Audio device and method for controlling audio device |
US6943623B2 (en) * | 2002-06-11 | 2005-09-13 | Nokia Corporation | Amplification circuitry |
DK1406381T3 (en) * | 2002-10-02 | 2009-02-09 | Dialog Semiconductor Gmbh | Class-D amplifier with digital feedback |
WO2005002199A2 (en) * | 2003-06-09 | 2005-01-06 | American Technology Corporation | System and method for delivering audio-visual content along a customer waiting line |
US7564981B2 (en) * | 2003-10-23 | 2009-07-21 | American Technology Corporation | Method of adjusting linear parameters of a parametric ultrasonic signal to reduce non-linearities in decoupled audio output waves and system including same |
US7046727B2 (en) * | 2004-05-05 | 2006-05-16 | Monolithic Power Systems, Inc. | Method and apparatus for self-oscillating differential feedback class-D amplifier |
CN101002380A (en) * | 2004-08-12 | 2007-07-18 | 皇家飞利浦电子股份有限公司 | Dual mode audio amplifier |
DE102004040278B4 (en) * | 2004-08-19 | 2012-07-12 | Infineon Technologies Ag | Polar modulator for mobile radio and method for polar modulation of a signal |
KR100638472B1 (en) * | 2004-11-08 | 2006-10-26 | 삼성전자주식회사 | Digital audio amplifier, audio system including the same, and method of amplifying an audio signal |
US7728659B2 (en) * | 2005-01-28 | 2010-06-01 | Nxp B.V. | Arrangement for amplifying a PWM input signal |
US7315204B2 (en) * | 2005-07-08 | 2008-01-01 | National Semiconductor Corporation | Class AB-D audio power amplifier |
US7456686B2 (en) * | 2005-09-21 | 2008-11-25 | International Rectifier Corporation | Class AD audio amplifier |
WO2008072212A1 (en) * | 2006-12-15 | 2008-06-19 | Bang & Olufsen Icepower A/S | Extra power stage added for pop elimination |
US8275137B1 (en) | 2007-03-22 | 2012-09-25 | Parametric Sound Corporation | Audio distortion correction for a parametric reproduction system |
KR100878155B1 (en) | 2007-05-16 | 2009-01-12 | 삼성전자주식회사 | Audio system and method of controlling the same |
US7579908B2 (en) * | 2007-08-25 | 2009-08-25 | Freescale Semiconductor, Inc. | Digital audio amplifiers, electronic systems, and methods |
TWM327126U (en) | 2007-09-17 | 2008-02-11 | Princeton Technology Corp | Audio signal processing apparatus |
CN101399559B (en) * | 2007-09-28 | 2013-01-02 | 普诚科技股份有限公司 | Sound signal processing device |
US8195118B2 (en) | 2008-07-15 | 2012-06-05 | Linear Signal, Inc. | Apparatus, system, and method for integrated phase shifting and amplitude control of phased array signals |
US8872719B2 (en) | 2009-11-09 | 2014-10-28 | Linear Signal, Inc. | Apparatus, system, and method for integrated modular phased array tile configuration |
CN101771384B (en) * | 2009-12-31 | 2011-11-09 | 成都成电硅海科技股份有限公司 | Non-dead time power amplifier output-stage circuit |
CN102170272B (en) * | 2010-02-25 | 2014-06-18 | 上海丽恒光微电子科技有限公司 | Power amplifier and bridge circuit thereof |
US8344801B2 (en) * | 2010-04-02 | 2013-01-01 | Mks Instruments, Inc. | Variable class characteristic amplifier |
CN102611964B (en) * | 2012-04-05 | 2014-09-03 | 四川和芯微电子股份有限公司 | Power amplification circuit and system |
EP2658117B1 (en) * | 2012-04-27 | 2014-08-20 | Nxp B.V. | Pop-noise reducing method for adjusting switching frequency or phase in a class-D amplifier |
KR20150080683A (en) * | 2014-01-02 | 2015-07-10 | 삼성전자주식회사 | Swiching amp sound output device and audio apparatus using the same |
US9263992B1 (en) * | 2014-09-15 | 2016-02-16 | Apple Inc. | Class D amplifier with variable switching frequency |
KR101607030B1 (en) | 2014-12-26 | 2016-04-11 | 삼성전기주식회사 | Concurrent dual-band signal amplifier |
WO2018211698A1 (en) * | 2017-05-19 | 2018-11-22 | ヤマハ株式会社 | Sound processing device and control method of sound processing device |
DE112018007757T5 (en) | 2018-06-22 | 2021-03-11 | Rohm Co., Ltd. | SWITCHING POWER SUPPLY, INTEGRATED SEMI-CONDUCTOR CIRCUIT AND DIFFERENTIAL INPUT CIRCUIT |
CN111913170B (en) * | 2020-08-12 | 2023-08-08 | 南京英锐创电子科技有限公司 | Signal transmitting device |
JP2022051329A (en) * | 2020-09-18 | 2022-03-31 | 株式会社東芝 | Class D amplifier |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3909723A (en) * | 1974-08-05 | 1975-09-30 | Motorola Inc | FM/AM radio receiver tuning apparatus |
US4355414A (en) * | 1979-09-19 | 1982-10-19 | Hitachi, Ltd. | Automatic gain control system |
US5515889A (en) * | 1991-01-07 | 1996-05-14 | Brand; Randolf W. | Fluid fill nozzle having spillage control |
US5555451A (en) * | 1994-06-13 | 1996-09-10 | Ford Motor Company | High-quality reception indicating circuit for scanning AM recievers |
US5732342A (en) * | 1993-09-22 | 1998-03-24 | Deutsche Thomson Brandt Gmbh | Optimal radio frequency receiver |
US5742641A (en) * | 1996-07-18 | 1998-04-21 | International Business Machines Corporation | Apparatus, method and article of manufacture for the dynamic compensation of FM deviation in a FM radio receiver |
US5761614A (en) * | 1996-03-22 | 1998-06-02 | Ericsson Inc. | Automated system and method for optimizing receive system performance |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3816664A (en) * | 1971-09-28 | 1974-06-11 | R Koch | Signal compression and expansion apparatus with means for preserving or varying pitch |
US4081752A (en) * | 1975-05-30 | 1978-03-28 | Sanyo Electric Co., Ltd. | Digital frequency synthesizer receiver |
US4056808A (en) * | 1976-04-30 | 1977-11-01 | Texas Instruments Incorporated | Ultrasonic remote control receiver suitable for TV receiver |
JPS6052607B2 (en) | 1979-05-10 | 1985-11-20 | ヤマハ株式会社 | amplifier |
US4415933A (en) * | 1979-12-18 | 1983-11-15 | Fuji Xerox Co., Ltd. | Carrier wave recovery circuit |
JPS58161432A (en) * | 1982-03-18 | 1983-09-26 | Nec Corp | Radio transmitter and receiver |
US4598422A (en) * | 1984-08-24 | 1986-07-01 | General Electric Company | Harmonic tuning system for radio receivers |
US4896372A (en) * | 1986-02-25 | 1990-01-23 | Varian Associates, Inc. | Pulse width modulator for AM-RF transmitter |
US4673888A (en) * | 1986-09-02 | 1987-06-16 | Electro-Voice, Inc. | Power control system |
JPH0785524B2 (en) | 1988-12-28 | 1995-09-13 | パイオニア株式会社 | Pulse width modulation amplifier circuit |
US5349700A (en) * | 1991-10-28 | 1994-09-20 | Bose Corporation | Antenna tuning system for operation over a predetermined frequency range |
US5160896A (en) | 1992-02-18 | 1992-11-03 | Harman International Industries, Incorporated | Class D amplifier |
US5519889A (en) * | 1994-02-04 | 1996-05-21 | Ford Motor Company | Method and apparatus to conceal RF interference in AM radio reception caused by a switch mode power supply |
FI100929B (en) * | 1996-04-26 | 1998-03-13 | Nokia Mobile Phones Ltd | A method and arrangement for generating a clock frequency in a radio device |
WO1998039884A2 (en) * | 1997-03-03 | 1998-09-11 | Motorola Inc. | Technique for clock shifting in an integrated transceiver |
-
1999
- 1999-06-29 US US09/342,376 patent/US6587670B1/en not_active Expired - Fee Related
- 1999-12-21 EP EP99403240A patent/EP1014566A3/en not_active Withdrawn
- 1999-12-21 JP JP11363245A patent/JP2000196376A/en active Pending
- 1999-12-22 CN CN99122992A patent/CN1267955A/en active Pending
-
2003
- 2003-05-06 US US10/430,823 patent/US20030194971A1/en not_active Abandoned
- 2003-05-06 US US10/430,756 patent/US6768376B2/en not_active Expired - Fee Related
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3909723A (en) * | 1974-08-05 | 1975-09-30 | Motorola Inc | FM/AM radio receiver tuning apparatus |
US4355414A (en) * | 1979-09-19 | 1982-10-19 | Hitachi, Ltd. | Automatic gain control system |
US5515889A (en) * | 1991-01-07 | 1996-05-14 | Brand; Randolf W. | Fluid fill nozzle having spillage control |
US5732342A (en) * | 1993-09-22 | 1998-03-24 | Deutsche Thomson Brandt Gmbh | Optimal radio frequency receiver |
US5555451A (en) * | 1994-06-13 | 1996-09-10 | Ford Motor Company | High-quality reception indicating circuit for scanning AM recievers |
US5761614A (en) * | 1996-03-22 | 1998-06-02 | Ericsson Inc. | Automated system and method for optimizing receive system performance |
US5742641A (en) * | 1996-07-18 | 1998-04-21 | International Business Machines Corporation | Apparatus, method and article of manufacture for the dynamic compensation of FM deviation in a FM radio receiver |
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060140644A1 (en) * | 2004-12-23 | 2006-06-29 | Paolella Arthur C | High performance, high efficiency fiber optic link for analog and RF systems |
US7997671B2 (en) | 2005-09-26 | 2011-08-16 | Fuji Xerox Co., Ltd. | Capacitive load driving circuit and method, liquid droplet ejection device, and piezoelectric speaker driving device |
US20070079710A1 (en) * | 2005-09-26 | 2007-04-12 | Fuji Xerox Co., Ltd. | Capacitive load driving circuit and method, liquid droplet ejection device, and piezoelectric speaker driving device |
US7850265B2 (en) | 2005-09-26 | 2010-12-14 | Fuji Xerox Co., Ltd. | Capacitive load driving circuit and method, liquid droplet ejection device, and piezoelectric speaker driving device |
US20110002486A1 (en) * | 2005-09-26 | 2011-01-06 | Fuji Xerox Co., Ltd. | Capacitive load driving circuit and method, liquid droplet ejection device, and piezoelectric speaker driving device |
US20070126872A1 (en) * | 2005-12-06 | 2007-06-07 | Michael Bolotine | Modular surveillance camera system |
US20130147963A1 (en) * | 2005-12-06 | 2013-06-13 | Robert Bosch Gmbh | Modular surveillance camera system with self-identification capability |
EP2058942A1 (en) * | 2006-08-29 | 2009-05-13 | Panasonic Corporation | Digital amplifier |
EP2058942A4 (en) * | 2006-08-29 | 2012-01-25 | Panasonic Corp | Digital amplifier |
US8189655B2 (en) | 2006-08-29 | 2012-05-29 | Panasonic Corporation | Digital amplifier |
US20100014574A1 (en) * | 2006-08-29 | 2010-01-21 | Panasonic Corporation | Digital amplifier |
US20140354257A1 (en) * | 2013-05-30 | 2014-12-04 | Apple Inc. | Discrete narrow-band switching frequency avoidance of a switch mode power converter |
US9379606B2 (en) * | 2013-05-30 | 2016-06-28 | Apple Inc. | Discrete narrow-band switching frequency avoidance of a switch mode power converter |
Also Published As
Publication number | Publication date |
---|---|
CN1267955A (en) | 2000-09-27 |
US6587670B1 (en) | 2003-07-01 |
US20030194970A1 (en) | 2003-10-16 |
US6768376B2 (en) | 2004-07-27 |
EP1014566A3 (en) | 2000-08-09 |
EP1014566A2 (en) | 2000-06-28 |
JP2000196376A (en) | 2000-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6768376B2 (en) | Dual mode class D amplifiers | |
US7199744B1 (en) | Circuits and methods for reducing interference from switched mode circuits | |
EP1130770B1 (en) | Low power radio | |
US7646240B2 (en) | Class D amplifier | |
US6400231B1 (en) | Numerically controlled variable oscillator | |
US7298209B1 (en) | Class D amplifier | |
US20180069433A1 (en) | Wireless power transfer system and a wireless power receiver thereof | |
US6680657B2 (en) | Cross-coupled voltage controlled oscillator with improved phase noise performance | |
US6831508B2 (en) | Switching power amplifier, and switching control method for a switching power amplifier | |
CA2735676A1 (en) | Divide-by-three quadrature frequency divider | |
US20160056771A1 (en) | Switching circuit | |
US6297693B1 (en) | Techniques for synchronizing a self oscillating variable frequency modulator to an external clock | |
KR20080036657A (en) | A phase locked loop system having locking and tracking modes of operation | |
US20090085677A1 (en) | Locked Loop System | |
JPS61251313A (en) | Electronic tuning type fm receiver | |
US6456127B1 (en) | Adaptive pulse frame rate frequency control for minimization of electro-magnetic contamination in integrated switching amplifier systems | |
JP4653000B2 (en) | Prescaler and buffer | |
JP2002252331A (en) | One-chip microcomputer | |
KR20010011261A (en) | Radio Frequency Modulator Expanding Variable Range of Oscillating Frequency of RF signal | |
WO2005104382A1 (en) | Receiver | |
JPH077453A (en) | Radio receiver | |
JPH1198038A (en) | Integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |