US20030151421A1 - Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus - Google Patents

Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus Download PDF

Info

Publication number
US20030151421A1
US20030151421A1 US10355558 US35555803A US2003151421A1 US 20030151421 A1 US20030151421 A1 US 20030151421A1 US 10355558 US10355558 US 10355558 US 35555803 A US35555803 A US 35555803A US 2003151421 A1 US2003151421 A1 US 2003151421A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
integrated circuits
plurality
substrate
system according
system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10355558
Inventor
Glenn Leedy
Original Assignee
Leedy Glenn J.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318505Test of Modular systems, e.g. Wafers, MCM's
    • G01R31/318511Wafer Test
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/286External aspects, e.g. related to chambers, contacting devices or handlers
    • G01R31/2868Complete testing stations; systems; procedures; software aspects
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2855Environmental, reliability or burn-in testing
    • G01R31/2872Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation
    • G01R31/2874Environmental, reliability or burn-in testing related to electrical or environmental aspects, e.g. temperature, humidity, vibration, nuclear radiation related to temperature
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851Testing of integrated circuits [IC]
    • G01R31/2886Features relating to contacting the IC under test, e.g. probe heads; chucks
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3185Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318505Test of Modular systems, e.g. Wafers, MCM's
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/319Tester hardware, i.e. output processing circuit
    • G01R31/31903Tester hardware, i.e. output processing circuit tester configuration
    • G01R31/31905Interface with the device under test [DUT], e.g. arrangements between the test head and the DUT, mechanical aspects, fixture
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/319Tester hardware, i.e. output processing circuit
    • G01R31/31903Tester hardware, i.e. output processing circuit tester configuration
    • G01R31/31912Tester/user interface
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Exposure apparatus for microlithography
    • G03F7/70425Imaging strategies, e.g. for increasing throughput, printing product fields larger than the image field, compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching, double patterning
    • G03F7/70466Multiple exposures, e.g. combination of fine and coarse exposures, double patterning, multiple exposures for printing a single feature, mix-and-match
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Exposure apparatus for microlithography
    • G03F7/70483Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
    • G03F7/70616Wafer pattern monitoring, i.e. measuring printed patterns or the aerial image at the wafer plane
    • G03F7/70658Electrical
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/006Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation at wafer scale level, i.e. WSI
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/764Air gaps
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • H01L22/22Connection or disconnection of sub-entities or redundant parts of a device in response to a measurement
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5381Crossover interconnections, e.g. bridge stepovers
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383Multilayer substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386Geometry or layout of the interconnection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5387Flexible insulating substrates
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07314Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being perpendicular to test object, e.g. bed of nails or probe with bump contacts on a rigid support
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2801Testing of printed circuits, backplanes, motherboards, hybrid circuits or carriers for multichip packages [MCP]
    • G01R31/2806Apparatus therefor, e.g. test stations, drivers, analysers, conveyors
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2831Testing of materials or semi-finished products, e.g. semiconductor wafers or substrates
    • GPHYSICS
    • G02OPTICS
    • G02FDEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH IS MODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THE DEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY, COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g. SWITCHING, GATING, MODULATING OR DEMODULATING; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF; FREQUENCY-CHANGING; NON-LINEAR OPTICS; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating, or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating, or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating, or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13452Conductors connecting driver circuitry and terminals of panels
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76264SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
    • H01L21/76289Lateral isolation by air gap
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75Apparatus for connecting with bump connectors or layer connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01075Rhenium [Re]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15192Resurf arrangement of the internal vias
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19042Component type being an inductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19043Component type being a resistor

Abstract

A single gas tight system which performs multi-functions including reducing the thickness of oxides on contact pads and probing, testing, burn-in, repairing, programming and binning of integrated circuits. A system according to one embodiment of the present invention includes: (a) a gas tight chamber having (1) a plurality of modules each having a holding fixture, a wafer, a probing device, an electronic circuit board, and a temperature control device, (2) a gas source for supplying non-oxidizing gases such as nitrogen and hydrogen into the chamber, (3) a handler for moving the wafers and the probing devices, and (b) a computer coupled to the chamber for controlling and communicating with the handler, the temperature control devices, the holding fixtures and the probing devices. A holding fixture holds a wafer having integrated circuits and aligns the wafer to a probing device. An integrated circuit has a plurality of conductive contact portions that are able to be connected to probe points of the probing device. A temperature control device is used to heat the wafer during an oxide reduction process or during burn-in of the wafer. During the oxide reduction process, hydrogen is introduced into the chamber, and the wafer is heated so that the oxides on the contact pads can combine with hydrogen to form water vapor, thus reducing the thickness of the oxides. The computer analyzes the test and/or burn-in data and provides control signals for repairing or programming the integrated circuits. The computer system also generates a database that contains the performance data of all the integrated circuits on the wafer that are tested and allows for immediate feedback of the quality of the integrated circuits.

Description

    RELATED APPLICATIONS
  • This is a continuation of application Ser. No. 09/946,552 filed Sept. 6, 2001, which is a divisional of application Ser. No. 08/474,489 filed Jun. 7, 1995, now U.S. Pat. No. 6,288,561, which is a continuation-in-part of application Ser. No. 08/055,439 filed Apr. 30, 1993, now U.S. Pat. No. 5,451,489, which is a division of application Ser. No. 07/775,324 filed Oct. 11, 1991, now U.S. Pat. No. 5,225,771, which is a division of application Ser. No. 07/482,135 filed Feb. 16, 1990, now U.S. Pat. No. 5,103,557, which is a continuation-in-part of application Ser. No. 07/194,596 filed May 16, 1988, now U.S. Pat. No. 4,924,589; and is also a continuation-in-part of application Ser. No. 08/315,905 filed Sept. 30, 1994, now U.S. Pat. No. 5,869,354 which is a division of application Ser. No. 07/865,412 filed Apr. 8, 1992, now U.S. Pat. No. 5,354,695 and is also a continuation-in-part of application Ser. No. 08/217,410, filed Mar. 24, 1994, now U.S. Pat. No. 5,453,404, which is a continuation of application Ser. No. 07/960,588, filed Oct. 13, 1992, now U.S. Pat. No. 5,323,035.[0001]
  • BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0002]
  • The present invention relates to test equipment and more particularly to equipment for probing, testing, burn-in, repairing, programming and binning of integrated circuits. [0003]
  • 2. Description of the Related Art [0004]
  • In conventional semiconductor equipment technologies, separate pieces of equipment are required to test, burn-in, repair, program and bin integrated circuits (ICs). Integrated circuits that are in wafer form are tested or screened for packaging using a tungsten needle probe card, wafer positioning equipment called a prober and automatic test equipment (ATE) which supplies test signals to the probe card and determines the validity of any output signals. A probe card is a connector that provides a mechanical means for making a temporary contact to the contact pads on an IC for the purpose of testing the IC. The probe card may contact only a single die, but it may typically contact as many as eight or more dice if the dice consist of memory ICs.. A die typically consists of one IC; however, it may include a plurality of ICs. Conventional probe cards do not provide the capability of contacting all the dice on a wafer at once. [0005]
  • An IC is typically burned-in and speed-graded prior to its use or sale. Burn-in of circuit devices requires many hours of testing the devices under stressing temperature and electrical conditions. An IC is burned-in to lower the possibility that it will fail after it is inserted into an electronic assembly such as a Multi-Chip Module (MCM) or printed circuit board (PCB) of other ICs. Burn-in of an IC is performed typically after the IC is in packaged form. Burn-in fixtures for processing a die before packaging, so called bare die burn-in, are beginning to become available. Whether an IC is in packaged form or in die form, a separate piece of equipment is used to burn-in an IC. After an IC has been burned-in, it is speed-graded or binned using automatic test equipment. Binning is a process that sorts ICs according to their performance characteristics. [0006]
  • When an IC is in wafer form, and it contains shorts that disrupt the functionality of the IC, it may be repaired by removing portions of a deposited layer (e.g., a polysilicon layer or an aluminum metal layer). A laser cutting machine is typically used to perform the circuit repair. If an IC is a memory circuit array, yet another machine is required to program the memory circuit array by fusing or anti-fusing circuits within the memory circuit array. Subsequent to repair of an IC, the IC must be tested again. [0007]
  • It would be advantageous, and is therefore an object of the present invention to provide a single piece of equipment that can perform all of the functions mentioned above that are previously done by separate pieces of equipment to reduce capital equipment expense and the number of steps required for IC burn-in, testing, repairing and/or programming. [0008]
  • SUMMARY OF THE INVENTION
  • The present invention provides a single gas tight system that can perform multi-functions including reducing the thickness of oxides on contact pads and probing, testing, burn in, repairing, programming, marking and binning of integrated circuits. A system according to one embodiment of the present invention includes: (a) a gas tight chamber having (1) one or a plurality of modules each having a holding fixture, a wafer, a probing device, other processing device such as a die inking or repairing device, an electronic circuit board, and a thermal control device, (2) a gas source for supplying non-oxidizing gases such as nitrogen and hydrogen into the chamber, (3) a handler for moving the wafers and the probing or other processing devices, and (b) a computer coupled to the chamber for controlling and communicating with the handler, the temperature control devices, the holding fixtures, the probing and other processing devices. [0009]
  • A holding fixture holds a wafer having integrated circuits and aligns the wafer to a probing device or other processing device. An integrated circuit has a plurality of conductive contact portions, typically referred to as contact, I/O or bond pads, that are couplable to probe points of the probing device. A temperature control device is used to heat the wafer during an oxide reduction process. When hydrogen is present in the chamber and the wafer is heated, the oxides on the wafer combine with hydrogen to form water vapor, thus reducing the thickness of the oxides. The temperature control device may also be used to heat or cool the wafer during burn-in of the wafer. [0010]
  • A probing device can have multiple probe points or a single probe point. the probing device can be a full-wafer probing device having active switching logic circuits to allow controlled access to each of the integrated circuits on a after, and optionally, generate some or all of the test signals required for testing the die. [0011]
  • The computer can generate a computer database with the various status information for every circuit processed by wafer and on-wafer site location. The database can provide timely performance distribution statistics and physical distribution statistics to the circuit manufacturing engineers or process engineers to allow adjustments to be made to the manufacturing process. By using the database, processing steps that are slowly going out of specification and affecting product quality can be corrected. Thus, the capability of near-real time adjustments to the manufacturing process will allow savings by reducing the number of products that do not satisfy specifications. [0012]
  • The present invention allows a single semiconductor test and circuit configuration machine to perform any or all of the following: (a) reducing the thickness of oxides on contact pads of integrated circuits on a wafer by supplying a first non-oxidizing gas such as nitrogen into the chamber, heating the contact pads, and supplying a second non-oxidizing gas such as hydrogen into the chamber so that the oxides can combine with hydrogen to form water vapor, (b) probing the contact pads using a probing device, (c) testing the functionality of the integrated circuits, (d) burning-in the integrated circuits for a predetermined period of time over a predetermined range of temperature with predetermined temperature rate of change and electrical conditions, (e) generating test vector data and analyzing data collected from the integrated circuits, (f) repairing the integrated circuits, (g) programming the integrated circuits by fusing or antifusing specific circuits within the integrated circuits, (h) marking or printing on the wafer, (i) binning the integrated circuits according to their performance characteristics, and (j) collection of a database for immediate feedback to the manufacturing process.[0013]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The objects, features and advantage of the present invention will be apparent from the following detailed description in which: [0014]
  • FIG. 1 is a multi-functional semiconductor test and circuit configuration system according to the present invention. [0015]
  • FIG. 2 is one of the modules shown in FIG. 1. [0016]
  • FIG. 3 is a wafer having a plurality of integrated circuits. [0017]
  • FIG. 4 is a flow chart illustrating the steps of reducing the thickness of oxide films on the contact pads of the integrated circuits and the steps of testing, burning-in, configuring and binning the integrated circuits according to the present invention. [0018]
  • FIG. 5 is a detailed block diagram of the computer shown in FIG. 1 according to one embodiment of the present invention.[0019]
  • DETAILED DESCRIPTION OF THE INVENTION
  • The present invention provides methods and apparatus for performing testing, burn-in, repairing, programming, and binning of integrated circuits in a closed environment using a single piece of equipment. In the following detailed description, numerous specific details are set forth such as particular hardware configurations and a flow chart to provide a thorough understanding of the present invention. It will be appreciated, however, by one having ordinary skill in the art that the present invention may be practiced without such specific details. In other instances, well-known structures and methods are not described to avoid obscuring the present invention unnecessarily. [0020]
  • Now referring to FIG. 1, a semiconductor test and circuit configuration system [0021] 5, which is a cluster tool, is presented according to one embodiment of the present invention. System 5 includes a chamber 10 and a computer 30. Chamber 10 includes a plurality of modules 14 a-14 e for processing wafers, a handler 12 for moving wafers and probing devices, and a wafer cassette 22 for holding a plurality of wafers.
  • It will be appreciated that the present invention may be used to process other substrates even though the specific details set forth the processing of a semiconductor wafer. Other substrates, circuit substrate types, or substrate assemblies that the present invention can process are Multi-Chip Module and flat panel display substrates which may be made from various materials such as AlN, SiC, quartz, glass or diamond. [0022]
  • Chamber [0023] 10 shown in FIG. 1 includes a plurality of modules. Although five modules are shown in FIG. 1, chamber 10 may include more modules or fewer modules. Since a wafer cassette usually holds twenty-five wafers, a chamber can be made to include twenty-five modules for processing twenty-five wafers simultaneously. It should be noted that each of the modules may perform the same function (or functions). For instance, all of the modules may perform functional testing, burn-in and repairing of ICs in the same sequence and at the same time. On the other hand, the modules may perform different functions. For example, while module 14 a performs a functional test, module 14 b may perform programming of ICs. Moreover, the modules can also perform each function independently and in any order, such as performing a test function without burn-in processing or performing a test function both before and after other processing steps.
  • Chamber [0024] 10 may be a closed system or an open system. When chamber 10 is a closed system, chamber 10 is a gas tight system, not allowing gas molecules to move across the chamber boundary 24. The pressure inside chamber 10 may be more than, at, or less than atmospheric pressure. In one embodiment, chamber 10 includes a gas source 20 wherein gas source 20 can introduce non-oxidizing gases such as nitrogen and hydrogen into chamber 10. As will be described later, having a non-oxidizing environment is beneficial in forming good contacts between probing devices and the contact pads of integrated circuits.
  • It will be appreciated that in another embodiment, each module in chamber [0025] 10 can be in a separate gas-tight closed environment. In such a case, each module would have doors to close off and isolate the atmosphere and temperature of the module and each module could contain a separate gas source. For example, one module can contain nitrogen and hydrogen to reduce the thickness of metal oxide films, while another module may contain only nitrogen to perform another function such as a functionality test on an IC.
  • Handler [0026] 12 in FIG. 1 can be a robotic system that moves wafers between wafer cassette 22 and the holding fixtures or between the holding fixtures and changes the probing devices when the type of wafer is changed. Handler 12 has the capability to move multiple wafers simultaneously. It should be noted that a module can be manually loaded with a wafer instead of using the handler 12.
  • FIG. 2 presents a module [0027] 14 a.sup.1. Module 14 a.sup.1 is identical to module 14 a of FIG. 1 except that module 14 a.sup.1 contains a gas source 50. Since modules 14 a-14 e are identical, no separate description is provided for modules 14 a-14 e. Module 14 a.sup.1 in FIG. 2 includes a probing device 42 having probe points 44 for probing contact pads on wafer 40 and circuitry 50 which is coupled to an electronic circuit board 18 a. A holding fixture 16 a has a plurality of vacuum holes for pulling down wafer 40 onto holding fixture 16 a and a thermal control device 48 for controlling the temperature of the substrate 40. Module 14 a.sup.1 also includes a gas source 50 for introducing non-oxidizing gases into module 14 a.sup.1.
  • Wafer [0028] 40 includes a plurality of integrated circuits (ICs) 64 a-64 l as shown in FIG. 3. Each IC includes a plurality of conductive contact portions such as contact pads 66 (not all are shown in FIG. 3). Conductive contact portions are not limited to contact pads, and they may include various types of metal portions that are exposed on a wafer. Conductive contact portions are usually made of aluminum. However, they may be made from various other types of metal. ICs on wafer 40 may be of different sizes, and the contact pads may be also of different sizes. Wafer 40 in FIG. 2 may represent a full wafer as shown in FIG. 3 or a partial wafer. In the preferred embodiment, wafer 40 is a whole wafer. Wafer 40 may be a silicon wafer, GaAs wafer, or any other semiconductor wafer. It should be noted that wafer 40 may include only simple circuits wherein the circuits may be passive circuits, active circuits or metal lines.
  • Continuing to refer to FIG. 2, probing device [0029] 42 may contain a single probe point, a small number of probe points (5-40) or a large number of probe points (approximately 100,000 to 500,000 or more). In the preferred embodiment, probing device 42 is a full-wafer probing device. U.S. Pat. Nos. 5,103,557 and 5,323,035 issued to this inventor disclose how a full-wafer probing device can be fabricated. A full-wafer probing device has the capability to contact all of the contact pads on a wafer at once. The number of probe contact points that may be required in such wafer probing device can exceed 100,000 points. As shown in U.S. Pat. No. 5,103,557, a full-wafer probing device can also include a circuitry that allows each die of a wafer to be individually tested and/or isolated if it is faulty. This is shown as circuitry 50 in FIG. 2. Also, U.S. Pat. No. 5,354,695 discloses a fabrication process for making an intelligent probing device through the use of membrane circuits. IC circuitry 50 also provides the means to reduce the number of electronic signal connections to and from the probing device to a number that is approximately the same as the number of signals associated with each die and not the number of connections equal the number of dice on a wafer times the signals per die. When IC circuitry 50 incorporates active circuit switching logic, it provides a controlled access to each die on a wafer.
  • IC circuitry [0030] 50 of probing device 42 is connected to electronic circuit board 18 a which is coupled to computer 30 in FIG. 1. Electronic circuit board 18 a is used as a common mechanical and an electrical interface between probing device 42 and computer 30 so that probing device 42 can receive control signals from computer 30 and send data signals to computer 30. In another embodiment, chamber 10 of FIG. 1 can contain one electronic circuit board for all the probing devices instead of having one electronic circuit board for each probing device as shown in FIG. 2.
  • Probing device [0031] 42 has probe points 44 and IC circuitry 50 that are specific for a wafer being tested. A probing device can be changed with another by handler 12 in FIG. 1 when the type of wafer is changed. Although probing device 42 can incorporate active device switching circuitry such as transistors on the electronic circuit boards, probing device 42 could also only incorporate passive circuit elements such as resistors, inductors, and capacitors. In the latter embodiment, there would be a reduction in the complexity of fabrication of probing devices but an increase in the number of I/O interconnections from probing devices to the supporting control circuitry. With the former embodiment of the probing devices, higher at-speed tests can be performed as there is no concern for degradation of signal integrity due to the constraints of path propagation and signal bandwidth. The incorporation of active device switching circuitry into probing devices would create intelligent and programmable probing devices.
  • Still continuing to refer to FIG. 2, holding fixture [0032] 16 a is used to hold wafer 40 and align wafer 40 to probing device 42. Holding fixture 16 a includes a vacuum source 46 having a plurality of vacuum holes to hold wafer 40 firmly against holding fixture 16 a and temperature control device 48 for heating or cooling wafer 40. Holding fixture 16 a is controlled by computer 30 in FIG. 1. When wafer 40 is placed on holding fixture 16 a, computer 30 sends control signals to vacuum source 46 to apply vacuum to pull down wafer 40 against holding fixture 16 a, and at the completion of testing, repairing or programming of the ICs on wafer 40, vacuum source 46 may be turned off so that wafer 40 can be released from holding fixture 16 a.
  • Temperature control device [0033] 48 is also controlled by computer 30. To burning wafer 40 or to remove oxide from the contact pads of wafer 40, computer 30 sends control signals to temperature control device 48 to control the temperature of the wafer 40. Computer 30 controls and monitors the temperature of wafer 40 so that it is changed to predetermined temperatures for a predetermined period of time. The rate at which the temperature of wafer 40 is changed can also be controlled by computer 30 through the use of temperature control device 48. In FIG. 2, temperature control device 48 is embedded in holding fixture 16 a to control the temperature of wafer 40. However, wafer 40 can be heated by radiation or by some type of ion beams. Focused ion beams can be used to heat only a portion of wafer 40 or only a specific contact pad on wafer 40. Temperature control device 48 can also be used to reduce the temperature of wafer 40 for cases where the operation of all the circuits on a substrate may have a combined thermal energy generation exceeding the desired burn-in temperature or for situations where simulation of a low temperature environment is desired. For temperatures lower than 25 degree C., where moisture condensation can result on substrates, the use of a gas tight system as described above would be preferred such that most of the water content is removed. The common methods and apparatus used to control the temperature of a substrate is well-known in the art and thus is not discussed further. Computer 30 also controls the movement of holding fixture 16 a so that it can be aligned to probing device 42. The detailed description of alignment of wafer 40 to probing device 42 is disclosed in U.S. Pat. Nos. 5,103,557 and 5,354,695, describing optical and electronic sensors, respectively. It should be noted that instead of moving holding fixture 16 a, probing device 42 can be moved to align probing device 42 to wafer 40. Although, in the preferred embodiment, computer 30 controls turning on and off vacuum source 46, the movement of holding fixture 16 a and the temperature of temperature control device 48, such functions can be performed manually.
  • During functional circuit testing, computer [0034] 30 sends control signals to probe points 44 of probing device 42 through electronic circuit board 18 a and IC circuitry 50. ICs on wafer 40 generate data signals in response to the control signals, and the data signals are sent back to computer 30 so that computer 30 can analyze the data signals and determine the functionality of each IC on wafer 40.
  • During burn-in, computer [0035] 30 sends control signals to heat or cool wafer 40 to specific temperatures for a predetermined period of time and electrical signals to probe points 44 of probing device 42 so that the ICs on wafer 40 can be tested while they are stressed under certain temperature and electrical conditions. The ICs on wafer 40 generate data signals which are sent to computer 30 to analyze and determine which ICs pass the burn-in test.
  • After a functional test or a burn-in test, computer [0036] 30 analyzes the data obtained from the ICs on wafer 40 and provides new control signals to probe points 44 either to repair the ICs on wafer 40 and/or to program the ICs by fusing or anti-fusing circuits within the ICs as is done with memory circuits. For example, to repair a circuit, computer 30 can provide control signals to probing device 42 so that high voltage or current can be provided between the appropriate probe points to open up a conducting path or conducting paths. This repairing scheme is used in many areas including, but not limited to, removing shorts created by manufacturing defects, disabling or enabling a portion of a circuit, isolating a portion of a circuit, and attaching a spare or redundant sub-circuit replacing a sub-circuit that has been detached from a main circuit. To program a memory circuit array, computer 30 sends control signals based on the data collected from each IC on wafer 40. IC circuitry 50 of probing device 42 configures the probe points to enable direct programming of fuses or anti-fuses through the probe points. A Read Only memory circuit array is typically a programmable read only memory (PROM) or a programmable logic array (PLA).
  • The present invention allows a single semiconductor test and circuit configuration system to perform any or all of the following functions: (a) reducing the thickness of oxide films, (b) performing functionality tests on integrated circuits, (c) performing burn-in tests on ICs, (d) repairing the circuits, (e) programming fuses or anti-fuses, (f) binning the ICs that have been tested, and (g) collection of a database for immediate feedback to the manufacturing process. [0037]
  • First, the present invention can be used to reduce the thickness of oxide films on contact pads of ICs. A typical IC contact pad is made of aluminum, and it naturally forms a 25 .ANG. to 40 .ANG. oxide film on the surface of the contact pad soon after the contact pad is exposed to oxygen. This oxide film optionally can be penetrated by a piercing probe point as described in U.S. Pat. No. 5,323,035 in order to achieve a low resistance contact between a probing point and the contact pad. In operation, when a wafer is moved from wafer cassette [0038] 22 onto a holding fixture 16 a in module 14 a, a non-oxidizing gas such as nitrogen is introduced to flood chamber 10 and to purge the chamber of oxygen. Then the temperature of the wafer is changed to a specific temperature appropriate for the metal of the contact pads, and a few percent by volume of hydrogen is introduced over the surface of the wafer so that the oxide films can be converted into water vapor when they are combined with hydrogen. The oxide films may be completely removed from the contact pads, or at least the thickness of the oxide films will be reduced by this process. By maintaining a nitrogen environment in chamber 10, no further oxide is formed on the surface of the metal contact pads, thus providing better contacts between the contact pads and the probing points. Nitrogen is a preferred non-oxidizing gas, and there may be other gases such as argon that may be used in chamber 10.
  • Second, the present invention can be used for functional testing of integrated circuits. After the oxide films on the contact pads have been removed or reduced in thickness, or subsequently are to be pierced, the probing points of the probing device come into contact with the contact pads on the wafer. Computer [0039] 30 controls the functional testing of the ICs on the wafer. Computer 30 supplies the control signals, receives data signals back from the probing points, and analyzes the data to determine which ICs are functional on the wafer.
  • Third, the present invention can also perform burn-in of integrated circuits. During burn-in, the integrated circuits on the wafers are tested for a predetermined period of time over a range of predetermined temperature and electrical conditions to produce burn-in data which is transmitted to computer [0040] 30 for analysis.
  • Fourth, after obtaining data from the ICs, computer [0041] 30 can analyze the data and bin or speed-grade the integrated circuits according to their individually determined maximum performance.
  • Fifth, the present invention can also be used to repair the circuits. Computer [0042] 30 can supply appropriate control signals to the probe points of the probing device so that appropriate voltage or current can be applied between the probe points to electrically isolate defective portion of an IC or electrically connect spare circuit portions of an IC with the use of fuse and anti-fuse circuit devices. Under appropriate circumstance, arbitrary shorts in a circuit may be opened if probe points are positioned anticipating such short failure condition.
  • Sixth, the present invention provides a means for programming PROM, EEPROM or PLA circuits. The programming done is typically to pre-set or store binary values in non-volatile memories such as PROM or EEPROM. Small non-volatile memories in microprocessor circuits may also be programmed with serial numbers or version numbers, and configuration or operational parameters that have been generated by test/burn-in processing. Logic products with non-volatile memory may also be programmed such as PLA's or FPLA's. The present invention can also verify and test the capabilities of the circuits after it has been programmed. Thus, if the wafers in chamber [0043] 10 contain memory circuits, computer 30 can supply control signals to the probe points so that the probe points can apply appropriate charges to the circuits within the memory circuits. The ICs can be re-tested for their functionality or burned-in after the circuits are repaired and/or programmed. Also, the binning process can be performed after a functionality test, burn-in or circuit configuration.
  • Seventh, the present invention provides a means for generating a computer database with the various status information for every circuit processed. This database can be used in subsequent processing steps by the present invention, such as in the repairing or programming steps. One important aspect of the database is that it can provide timely performance distribution statistics and physical distribution statistics to the circuit manufacturing engineers or process engineers. Presently, such information is only partially available after packaging is completed, typically several weeks later. The present invention would make the availability of this information timely enough to allow adjustments to be made to the manufacturing process so that processing steps that are slowly going out of specification and affecting product quality can be corrected. The capability of near-real time adjustments to the manufacturing process will allow savings by reducing the number of products that do not satisfy specifications. [0044]
  • FIG. 4 presents a flow chart illustrating a typical process flow of the present invention. At step [0045] 82, a wafer cassette having a plurality of wafers is inserted into the chamber. At step 84, the chamber is closed. At step 86, the wafers are loaded into the individual modules using handler 12 in FIG. 1. At step 88, a non-oxidizing gas such as nitrogen is introduced into chamber 10 to flood the chamber and purge the chamber of oxygen and moisture. At step 90, the wafers are heated. At step 92, a few percent by volume of hydrogen is introduced over the surfaces of the wafers. At step 94, the oxide films on the contact pads of the wafers are removed or reduced in thickness when the oxides combine with hydrogen. At step 96, hydrogen is stopped from flowing into chamber 10, but nitrogen continues to be supplied to chamber 10 to maintain a nitrogen environment in chamber 10. At step 98, the ICs are probed for a functionality test and/or electrical burn-in. At step 100, circuit configuration can be performed to either repair the circuits and/or to program the circuits if the circuits are non-volatile memory circuits. At step 102, the ICs on the wafers can be re-tested for their functionality. At step 104, computer 30 in FIG. 1 can analyze the data obtained from the ICs and bin the ICs according to their performance characteristics. At step 106, the wafers are unloaded from the holding fixtures and placed into the wafer cassette. At step 108, the chamber is opened to take the wafer cassette out from the chamber.
  • FIG. 5 shows a computer system that may be utilized as computer [0046] 30 in FIG. 1 in accordance with the present invention. A computer host 1000 includes a memory 1008 and a central processor 1002. Memory 1008 and central processor 1002 are those typically found in most general purpose computers and almost all special purpose computers. In fact, these devices contained within computer host 1000 are intended to be representative of the broad category of data processors and memory. Many commercially available computers having different capabilities may be utilized in the present invention. It will be appreciated that although computer 30 may include various other components described below, it may only need computer host 1000 to control the elements in chamber 10.
  • A system bus [0047] 1016 is provided for communicating information to and from computer host 1000 and the electronics in chamber 10 to allow control and the transfer of data. System bus 1016 can also be used to connect computer host 1000 to other components. For example, a display device 1010 utilized with the computer system of the present invention may be a liquid crystal device, cathode ray tube or other display device suitable for creating graphic images and/or alphanumeric characters recognizable to a user. The computer system may also include an alphanumeric input device 1012 including alphanumeric and function keys coupled to bus 1016 for communicating information and command selections to central processor 1002, and a cursor control device 1018 coupled to bus 1016 for communicating user input information and command selections to central processor 1002 based on a user's hand movement. Cursor control device 1018 allows the user to dynamically signal the two-dimensional movement of the visual symbol (or cursor) on a display screen of display device 1010. Many implementations of cursor control device 1018 are known in the art, including a track ball, mouse, pen, joystick or special keys on the alphanumeric input device 1012, all capable of signaling movement in a given direction or manner of displacement.
  • The computer system of FIG. 5 also includes an interface device [0048] 1019 coupled to bus 1016 for communicating information to and from the computer system. Interface device 1019 may be coupled to a microphone, a speaker, a network system, other memory devices, other computers, etc. Also available for interface with the computer system of the present invention is a data storage device 1017 such as a magnetic disk or optical disk drive, which may be communicatively coupled with bus 1016, for storing data and instructions. The computer system of FIG. 5 may also include a printer for outputting data.
  • Although functional testing is the typical testing capability of the preferred environment, parametric testing can also be done for circuit characterization. The software that controls the mechanics of the present invention, the data preparation for testing, test processing, and test result analyzing complements the circuitry contained in the probing devices contained in the modules. [0049]
  • While the present invention has been particularly described with reference to the various figures, it should be understood that the figures are for illustration only and should not be taken as limiting the scope of the invention. Many changes and modifications may be made to the invention, by one having ordinary skill in the art, without departing from the spirit and scope of the invention. [0050]

Claims (46)

    What is claimed is:
  1. 1. A system for processing a plurality of integrated circuits formed on a substrate, each of said integrated circuits having a plurality of conductive contact portions, said system comprising:
    a first module having:
    a probing device having a plurality of probe points for simultaneously contacting substantially all said integrated circuits, said probing device having a support on which said probe points are formed and having circuitry thereon which generate test signals for performing at least one of functional testing, at-speed functional testing and burn-in processing of said integrated circuits; and
    a fixture which holds said substrate, wherein a maximum travel, in a plane parallel to a principal surface of said substrate, between said fixture and said probing device, is a distance across a limited central portion of said substrate, and said fixture holds said substrate;
    wherein said first module electrically couples said plurality of probe points of said probing device to said plurality of conductive contact portions of said substrate; and
    a programmed computer is coupled to said circuitry of said probing device, and utilizes substantially fewer signal lines than a total number of said plurality of probe points of said probing device.
  2. 2. The system of claim 1, further comprising:
    a second module having:
    a second probing device having a plurality of probe points for simultaneously contacting substantially all of a plurality of integrated circuits formed on a second substrate, said second probing device having a support having circuitry thereon which generate test signals for performing at least one of functional testing, at-speed functional testing and burn-in processing of said integrated circuits; and
    a second fixture which holds said second substrate, wherein a maximum travel, in a plane parallel to a principal surface of said second substrate, between said second fixture and said second probing device, is a distance across a limited central portion of said second substrate, and said second fixture holds said second substrate;
    wherein said second module couples said plurality of probe points of said second probing device to said plurality of conductive contact portions of said second substrate; and
    said programmed computer is coupled to said circuitry of said second probing device.
  3. 3. The system according to claim 2, wherein at least one of said first and second modules further comprises a temperature control device which modifies a temperature of at least one of said substrates.
  4. 4. The system according to claim 3 further comprising a gas source coupled to said at least one module.
  5. 5. The system according to claim 2 further comprising a handler to move said substrates.
  6. 6. The system according to claim 6 further comprising:
    a chamber enclosing said first and second modules, said handler and said temperature control device, wherein said programmed computer is coupled to said handler, said temperature control device, and said first and second modules.
  7. 7. The system according to claim 2 wherein at least one of said first and second modules further comprises a circuit board coupled to said programmed computer.
  8. 8. The system according to claim 2 further comprising a chamber enclosing said substrates.
  9. 9. The system according to claim 2 wherein at least one of said first and second modules is gas tight.
  10. 10. The system according to claim 2 wherein at least one of said substrates is an entire semiconductor wafer.
  11. 11. The system according to claim 1 wherein said circuitry of said probing device performs functional circuit testing, electrical burn-in, repair, and programming.
  12. 12. The system of claim 1 wherein said circuitry of said probing device performs at least two different functions selected from the group consisting of functional testing, at speed functional testing, burn-in processing, programming, and repair processing.
  13. 13. The system of claim 2, wherein said circuitry of said probing device performs functional testing and burn-in testing of said integrated circuits.
  14. 14. The system of claim 13, wherein said probing device is configured to probe an entire semiconductor wafer.
  15. 15. The system of claim 1 wherein said circuitry is configured to test each of said integrated circuits individually.
  16. 16. The system according to claim 15 further comprising:
    a gas source coupled to said system said gas source providing a first gas; and
    a temperature control device which modifies a temperature of portions of said integrated circuits adjacent said conductive contact portions.
  17. 17. The system according to claim 16 wherein said gas source provides a second gas that is non-oxidizing, and said first gas is hydrogen.
  18. 18. The system according to claim 16 wherein said first module is gas tight.
  19. 19. The system according to claim 15 wherein said circuitry comprises integrated circuitry.
  20. 20. The system according to claim 19 wherein said integrated circuitry comprises active switching circuits.
  21. 21. The system according to claim 15 wherein a number of said plurality of probe points exceeds 10,000.
  22. 22. The system according to claim 15 wherein said probing device further comprises a membrane supporting said plurality of probe points.
  23. 23. The system according to claim 22 wherein said circuitry comprises active switching circuitry.
  24. 24. The system according to claim 22 wherein a number of said plurality of probe points exceeds 10,000.
  25. 25. The system according to claim 22 further comprising:
    a gas source for supplying at least a first gas into said system; and
    a temperature control device for modifying a temperature in a predetermined area of each of said integrated circuit.
  26. 26. The system according to claim 25 wherein said gas source provides a second gas that is non-oxidizing, and said first gas is hydrogen.
  27. 27. The system according to claim 25 wherein said first module is gas tight.
  28. 28. The system of claim 1 wherein said circuitry is passive only.
  29. 29. The system of claim 1 wherein said circuitry has active switching circuitry.
  30. 30. The system of claim 29 wherein said active switching circuitry causes a given signal line to be coupled to a first of said plurality of probe points at a first time and a second different probe point at a later time.
  31. 31. The system of claim 30 wherein said first and second probe points each correspond to an output pad of one of said integrated circuits.
  32. 32. The system of claim 1 wherein said fixture holds said substrate in a fixed position from a time at which a first of said integrated circuits is processed to a time at which a last of said integrated circuits is processed.
  33. 33. The system of claim 1 wherein said circuitry of said probing device performs both functional testing and burn-in testing of said integrated circuits.
  34. 34. The system according to claim 2, further comprising a temperature control device which modifies a temperature of one of said substrates, and a gas source.
  35. 35. The system according to claim 34 wherein at least one of said first and second modules further comprises a gas source for supplying at least a non-oxidizing gas.
  36. 36. The system according to claim 34 wherein at least one of said first and second modules further comprises a circuit board coupled to said computer.
  37. 37. The system according to claim 34 wherein at least one of said first and second modules is gas tight.
  38. 38. The system according to claim 1 wherein said computer stores a database of performance data corresponding to each of said integrated circuits.
  39. 39. A system for processing one or more substrates, each of said substrates having a plurality of integrated circuits formed thereon, each of said integrated circuits having a plurality of conductive contact portions, said system comprising:
    one or more modules, each of said modules including:
    a probing device including a plurality of probe points for simultaneously contacting substantially all said integrated circuits formed on an associated one of said substrates, said probing device having a support having circuitry thereon which generates test signals to perform at least one of functional testing, at-speed functional testing and burn-in testing of said integrated circuits of said associated substrate, wherein said plurality of probe points electrically contact substantially all of said plurality of conductive contact portions of each of said integrated circuits of said associated substrate, and wherein said circuitry is configured to test each of said integrated circuits of said associated substrate individually; and
    a fixture which holds said associated substrate, wherein a maximum travel, in a plane parallel to a principal surface of said associated substrate, between said fixture and said probing device, is a distance across a limited central portion of said associated substrate; and
    a programmed computer coupled to said circuitry of said probing device of each of said modules, and utilizing substantially fewer signal lines than a total number of said plurality of probe points of said probing device of said modules.
  40. 40. The system according to claim 39 further comprising:
    a handler which moves said substrates and moves said probing devices;
    wherein each of said modules further includes a circuit board for coupling said programmed computer with said circuitry of said probing device; and
    wherein said computer sends signals to and receives signals from said handler, said circuit boards, and said fixtures.
  41. 41. A system for processing a plurality of integrated circuits on a work piece, each of said integrated circuits having a plurality of conductive contact portions, said system comprising:
    a probing device including:
    a semiconductor substrate,
    a plurality of probe points on said semiconductor substrate, each of said probe points being associated with one of said plurality of conductive contact portions, and
    a plurality of transistors and interconnects therebetween on said semiconductor substrate, wherein said plurality of transistors and interconnects generates signals for processing at least one of functional testing, at-speed functional testing, and burn-in testing of said plurality of integrated circuits on said work piece substrate; and
    a fixture which holds said work piece for coupling said plurality said conductive contact portions to said associated probe points while substantially all of said plurality of integrated circuits are subject to said processing.
  42. 42. A method for processing integrated circuits formed on a substrate, each of said integrated circuits having a plurality of conductive contact portions, said method comprising the acts of:
    loading said substrate in a test system and;
    performing at least three of (a) to (g) while said substrate is in said test system:
    (a) reducing an oxide thickness on at least some of said plurality of conductive contact portions;
    (b) testing a functionality of at least one of said integrated circuits;
    (c) burning-in said substrate;
    (d) repairing at least one of said integrated circuits;
    (e) programming at least one of said integrated circuits;
    (f) marking a symbol on said substrate; and
    (g) collecting data corresponding to performance data of at least one of said integrated circuits.
  43. 43. The method of claim 42 wherein the act of testing a functionality comprises the acts of:
    transmitting first electrical signals from a computer to a circuit board;
    transmitting second electrical signals from said circuit board to processing circuitry of a probing device;
    applying third electrical signals from said processing circuitry electronics to said plurality of conductive contact portions of said integrated circuits through a plurality of probe points of said probing device; and
    transmitting fourth electrical signals to said computer, said fourth electrical signals produced in response to said third electrical signals.
  44. 44. The method of claim 42 wherein the act of burning in said substrate comprises the act of testing for a predetermined time period over a range of predetermined temperatures and electrical conditions each of said integrated circuits of said first substrate.
  45. 45. The method of claim 42 wherein the act of repairing comprises the acts of:
    transmitting electrical signals from a computer to a probing device having a plurality of probe points; and
    applying an electrical stimulus via selected ones of said plurality of probe points thereby causing at least one of a fuse circuit device and an anti-fuse circuit device of said substrate to change state.
  46. 46. The method of claim 42 wherein the act of programming comprises the acts of:
    transmitting electrical signals from a computer to a probing device having a plurality of probe points; and
    applying electrical stimuli via selected ones of said plurality of probe points thereby causing binary values to be stored non-volatilely in said integrated circuits.
US10355558 1988-05-16 2003-01-31 Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus Abandoned US20030151421A1 (en)

Priority Applications (11)

Application Number Priority Date Filing Date Title
US07194596 US4924589A (en) 1988-05-16 1988-05-16 Method of making and testing an integrated circuit
US07482135 US5103557A (en) 1988-05-16 1990-02-16 Making and testing an integrated circuit using high density probe points
US07775324 US5225771A (en) 1988-05-16 1991-10-11 Making and testing an integrated circuit using high density probe points
US07865412 US5354695A (en) 1992-04-08 1992-04-08 Membrane dielectric isolation IC fabrication
US07960588 US5323035A (en) 1992-10-13 1992-10-13 Interconnection structure for integrated circuits and method for making same
US08055439 US5451489A (en) 1988-05-16 1993-04-30 Making and testing an integrated circuit using high density probe points
US08217410 US5453404A (en) 1992-10-13 1994-03-24 Method for making an interconnection structure for integrated circuits
US08315905 US5869354A (en) 1992-04-08 1994-09-30 Method of making dielectrically isolated integrated circuit
US08474489 US6288561B1 (en) 1988-05-16 1995-06-07 Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus
US09946552 US6838896B2 (en) 1988-05-16 2001-09-06 Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus
US10355558 US20030151421A1 (en) 1988-05-16 2003-01-31 Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10355558 US20030151421A1 (en) 1988-05-16 2003-01-31 Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus

Related Parent Applications (3)

Application Number Title Priority Date Filing Date
US08217410 Continuation-In-Part US5453404A (en) 1992-10-13 1994-03-24 Method for making an interconnection structure for integrated circuits
US08315905 Continuation-In-Part US5869354A (en) 1992-04-08 1994-09-30 Method of making dielectrically isolated integrated circuit
US09946552 Continuation US6838896B2 (en) 1988-05-16 2001-09-06 Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus

Publications (1)

Publication Number Publication Date
US20030151421A1 true true US20030151421A1 (en) 2003-08-14

Family

ID=33556860

Family Applications (1)

Application Number Title Priority Date Filing Date
US10355558 Abandoned US20030151421A1 (en) 1988-05-16 2003-01-31 Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus

Country Status (1)

Country Link
US (1) US20030151421A1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060273809A1 (en) * 2004-04-21 2006-12-07 Formfactor, Inc. Method of designing an application specific probe card test system
US20070205789A1 (en) * 2006-03-01 2007-09-06 Matthias Heinke Device for final inspection
US20070245808A1 (en) * 2004-07-21 2007-10-25 Afore Oy Pressure Testing Apparatus and Method for Pressure Testing
US20080135752A1 (en) * 2003-01-21 2008-06-12 Canon Kabushiki Kaisha Probe-Holding Apparatus, Sample-Obtaining Apparatus, Sample-Processing Apparatus, Sample-Processsing Method and Sample-Evaluating Method
US8063656B1 (en) * 2009-03-13 2011-11-22 Xilinx, Inc. Method of enabling a circuit board analysis
US20150234737A1 (en) * 2014-02-14 2015-08-20 Samsung Electronics Co., Ltd. Test system of system on chip and test method thereof

Citations (82)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3108019A (en) * 1958-02-14 1963-10-22 Corning Glass Works Method of stabilizing the electrical resistance of a metal oxide film
US3349677A (en) * 1964-12-14 1967-10-31 Xerox Corp Alpha numeric character printer
US3405361A (en) * 1964-01-08 1968-10-08 Signetics Corp Fluid actuable multi-point microprobe for semiconductors
US3596228A (en) * 1969-05-29 1971-07-27 Ibm Fluid actuated contactor
US3618201A (en) * 1968-02-19 1971-11-09 Hitachi Ltd Method of fabricating lsi circuits
US3644922A (en) * 1969-07-14 1972-02-22 Image Products Corp High-resolution fiber optic display and microfilm printer
US3702025A (en) * 1969-05-12 1972-11-07 Honeywell Inc Discretionary interconnection process
US3710251A (en) * 1971-04-07 1973-01-09 Collins Radio Co Microelectric heat exchanger pedestal
US3744878A (en) * 1970-09-28 1973-07-10 Siemens Ag Liquid crystal matrix with contrast enhancement
US3750136A (en) * 1970-04-13 1973-07-31 Siemens Ag System for controlling light patterns with a high contrast
US3786499A (en) * 1972-11-16 1974-01-15 Fairchild Camera Instr Co Alpha-numeric display package
US3812486A (en) * 1972-04-18 1974-05-21 Antolelic Ind Ltd Display having a photoconductor gas discharge control
US3829857A (en) * 1970-06-01 1974-08-13 Rank Organisation Ltd Optical signalling
US3835530A (en) * 1967-06-05 1974-09-17 Texas Instruments Inc Method of making semiconductor devices
US3905818A (en) * 1971-03-09 1975-09-16 Ragonot Ets Method of making printed circuits
US3909823A (en) * 1974-03-26 1975-09-30 Keith L Knowlton An optical fiber variable display system utilizing a single light source
US3963326A (en) * 1973-03-07 1976-06-15 Buchert Claude Charles Data display panels
US4038599A (en) * 1974-12-30 1977-07-26 International Business Machines Corporation High density wafer contacting and test system
US4070565A (en) * 1976-08-18 1978-01-24 Zehntel, Inc. Programmable tester method and apparatus
US4088490A (en) * 1976-06-14 1978-05-09 International Business Machines Corporation Single level masking process with two positive photoresist layers
US4103297A (en) * 1976-12-20 1978-07-25 Hughes Aircraft Company Light-insensitive matrix addressed liquid crystal display system
US4115120A (en) * 1977-09-29 1978-09-19 International Business Machines Corporation Method of forming thin film patterns by differential pre-baking of resist
US4115736A (en) * 1977-03-09 1978-09-19 The United States Of America As Represented By The Secretary Of The Air Force Probe station
US4257041A (en) * 1978-06-19 1981-03-17 Izon Corporation Electro optical display device
US4263594A (en) * 1978-06-19 1981-04-21 Izon Corporation Electro-optical display design
US4352061A (en) * 1979-05-24 1982-09-28 Fairchild Camera & Instrument Corp. Universal test fixture employing interchangeable wired personalizers
US4409319A (en) * 1981-07-15 1983-10-11 International Business Machines Corporation Electron beam exposed positive resist mask process
US4465972A (en) * 1982-04-05 1984-08-14 Allied Corporation Connection arrangement for printed circuit board testing apparatus
US4480288A (en) * 1982-12-27 1984-10-30 International Business Machines Corporation Multi-layer flexible film module
US4504783A (en) * 1982-09-30 1985-03-12 Storage Technology Partners Test fixture for providing electrical access to each I/O pin of a VLSI chip having a large number of I/O pins
US4517051A (en) * 1982-12-27 1985-05-14 Ibm Corporation Multi-layer flexible film module
US4564584A (en) * 1983-12-30 1986-01-14 Ibm Corporation Photoresist lift-off process for fabricating semiconductor devices
US4573008A (en) * 1982-09-24 1986-02-25 Siemens Aktiengesellschaft Method for the contact-free testing of microcircuits or the like with a particle beam probe
US4585727A (en) * 1984-07-27 1986-04-29 Probe-Tronics, Inc. Fixed point method and apparatus for probing semiconductor devices
US4585991A (en) * 1982-06-03 1986-04-29 Texas Instruments Incorporated Solid state multiprobe testing apparatus
US4590422A (en) * 1981-07-30 1986-05-20 Pacific Western Systems, Inc. Automatic wafer prober having a probe scrub routine
US4617730A (en) * 1984-08-13 1986-10-21 International Business Machines Corporation Method of fabricating a chip interposer
US4636722A (en) * 1984-05-21 1987-01-13 Probe-Rite, Inc. High density probe-head with isolated and shielded transmission lines
US4715928A (en) * 1985-09-27 1987-12-29 Hamby Bill L Flexible printed circuits and methods of fabricating and forming plated thru-holes therein
US4719411A (en) * 1985-05-13 1988-01-12 California Institute Of Technology Addressable test matrix for measuring analog transfer characteristics of test elements used for integrated process control and device evaluation
US4746855A (en) * 1984-03-14 1988-05-24 Teradyne, Inc. Relay multiplexing for circuit testers
US4764485A (en) * 1987-01-05 1988-08-16 General Electric Company Method for producing via holes in polymer dielectrics
US4776747A (en) * 1986-01-03 1988-10-11 Motorola Inc. High speed integrated circuit handler
US4791364A (en) * 1985-08-20 1988-12-13 Thermonics Incorporated Thermal fixture for testing integrated circuits
US4820976A (en) * 1987-11-24 1989-04-11 Advanced Micro Devices, Inc. Test fixture capable of electrically testing an integrated circuit die having a planar array of contacts
US4849689A (en) * 1988-11-04 1989-07-18 Cascade Microtech, Inc. Microwave wafer probe having replaceable probe tip
US4853627A (en) * 1985-12-23 1989-08-01 Triquint Semiconductor, Inc. Wafer probes
US4868068A (en) * 1986-03-31 1989-09-19 Hitachi, Ltd. IC wiring connecting method and resulting article
US4926117A (en) * 1988-05-02 1990-05-15 Micron Technology, Inc. Burn-in board having discrete test capability
US4924589A (en) * 1988-05-16 1990-05-15 Leedy Glenn J Method of making and testing an integrated circuit
US4926118A (en) * 1988-02-22 1990-05-15 Sym-Tek Systems, Inc. Test station
US4936950A (en) * 1988-04-22 1990-06-26 U.S. Philips Corporation Method of forming a configuration of interconnections on a semiconductor device having a high integration density
US4951601A (en) * 1986-12-19 1990-08-28 Applied Materials, Inc. Multi-chamber integrated process system
US4961053A (en) * 1985-07-24 1990-10-02 Heinz Krug Circuit arrangement for testing integrated circuit components
US4968931A (en) * 1989-11-03 1990-11-06 Motorola, Inc. Apparatus and method for burning in integrated circuit wafers
US4983250A (en) * 1989-06-16 1991-01-08 Microelectronics And Computer Technology Method of laser patterning an electrical interconnect
US5012187A (en) * 1989-11-03 1991-04-30 Motorola, Inc. Method for parallel testing of semiconductor devices
US5020219A (en) * 1988-05-16 1991-06-04 Leedy Glenn J Method of making a flexible tester surface for testing integrated circuits
US5047711A (en) * 1989-08-23 1991-09-10 Silicon Connections Corporation Wafer-level burn-in testing of integrated circuits
US5055780A (en) * 1989-03-09 1991-10-08 Mitsubishi Denki Kabushiki Kaisha Probe plate used for testing a semiconductor device, and a test apparatus therefor
US5070297A (en) * 1990-06-04 1991-12-03 Texas Instruments Incorporated Full wafer integrated circuit testing device
US5084671A (en) * 1987-09-02 1992-01-28 Tokyo Electron Limited Electric probing-test machine having a cooling system
US5216223A (en) * 1990-02-26 1993-06-01 Siegfried Straemke Plasma treatment apparatus
US5225771A (en) * 1988-05-16 1993-07-06 Dri Technology Corp. Making and testing an integrated circuit using high density probe points
US5310410A (en) * 1990-04-06 1994-05-10 Sputtered Films, Inc. Method for processing semi-conductor wafers in a multiple vacuum and non-vacuum chamber apparatus
US5323107A (en) * 1991-04-15 1994-06-21 Hitachi America, Ltd. Active probe card
US5323035A (en) * 1992-10-13 1994-06-21 Glenn Leedy Interconnection structure for integrated circuits and method for making same
US5325052A (en) * 1990-11-30 1994-06-28 Tokyo Electron Yamanashi Limited Probe apparatus
US5336992A (en) * 1992-06-03 1994-08-09 Trw Inc. On-wafer integrated circuit electrical testing
US5354695A (en) * 1992-04-08 1994-10-11 Leedy Glenn J Membrane dielectric isolation IC fabrication
US5434513A (en) * 1992-08-10 1995-07-18 Rohm Co., Ltd. Semiconductor wafer testing apparatus using intermediate semiconductor wafer
US5457380A (en) * 1994-05-11 1995-10-10 Genrad, Inc. Circuit-test fixture that includes shorted-together probes
US5495179A (en) * 1991-06-04 1996-02-27 Micron Technology, Inc. Carrier having interchangeable substrate used for testing of semiconductor dies
US5510724A (en) * 1993-05-31 1996-04-23 Tokyo Electron Limited Probe apparatus and burn-in apparatus
US5512397A (en) * 1988-05-16 1996-04-30 Leedy; Glenn J. Stepper scanner discretionary lithography and common mask discretionary lithography for integrated circuits
US5517126A (en) * 1993-03-18 1996-05-14 Tokyo Electron Limited Probe apparatus
US5521522A (en) * 1992-11-13 1996-05-28 Tokyo Electron Limited Probe apparatus for testing multiple integrated circuit dies
US5532610A (en) * 1993-08-25 1996-07-02 Nec Corporation Apparatus for testing semicondctor wafer
US5555422A (en) * 1993-03-10 1996-09-10 Co-Operative Facility For Aging Tester Development Prober for semiconductor integrated circuit element wafer
US5963027A (en) * 1997-06-06 1999-10-05 Cascade Microtech, Inc. Probe station having environment control chambers with orthogonally flexible lateral wall assembly
US6288561B1 (en) * 1988-05-16 2001-09-11 Elm Technology Corporation Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus
US6762611B2 (en) * 2000-12-05 2004-07-13 Infineon Techologies Ag Test configuration and test method for testing a plurality of integrated circuits in parallel

Patent Citations (88)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3108019A (en) * 1958-02-14 1963-10-22 Corning Glass Works Method of stabilizing the electrical resistance of a metal oxide film
US3405361A (en) * 1964-01-08 1968-10-08 Signetics Corp Fluid actuable multi-point microprobe for semiconductors
US3349677A (en) * 1964-12-14 1967-10-31 Xerox Corp Alpha numeric character printer
US3835530A (en) * 1967-06-05 1974-09-17 Texas Instruments Inc Method of making semiconductor devices
US3618201A (en) * 1968-02-19 1971-11-09 Hitachi Ltd Method of fabricating lsi circuits
US3702025A (en) * 1969-05-12 1972-11-07 Honeywell Inc Discretionary interconnection process
US3596228A (en) * 1969-05-29 1971-07-27 Ibm Fluid actuated contactor
US3644922A (en) * 1969-07-14 1972-02-22 Image Products Corp High-resolution fiber optic display and microfilm printer
US3750136A (en) * 1970-04-13 1973-07-31 Siemens Ag System for controlling light patterns with a high contrast
US3829857A (en) * 1970-06-01 1974-08-13 Rank Organisation Ltd Optical signalling
US3744878A (en) * 1970-09-28 1973-07-10 Siemens Ag Liquid crystal matrix with contrast enhancement
US3905818A (en) * 1971-03-09 1975-09-16 Ragonot Ets Method of making printed circuits
US3710251A (en) * 1971-04-07 1973-01-09 Collins Radio Co Microelectric heat exchanger pedestal
US3812486A (en) * 1972-04-18 1974-05-21 Antolelic Ind Ltd Display having a photoconductor gas discharge control
US3786499A (en) * 1972-11-16 1974-01-15 Fairchild Camera Instr Co Alpha-numeric display package
US3963326A (en) * 1973-03-07 1976-06-15 Buchert Claude Charles Data display panels
US3909823A (en) * 1974-03-26 1975-09-30 Keith L Knowlton An optical fiber variable display system utilizing a single light source
US4038599A (en) * 1974-12-30 1977-07-26 International Business Machines Corporation High density wafer contacting and test system
US4088490A (en) * 1976-06-14 1978-05-09 International Business Machines Corporation Single level masking process with two positive photoresist layers
US4070565A (en) * 1976-08-18 1978-01-24 Zehntel, Inc. Programmable tester method and apparatus
US4103297A (en) * 1976-12-20 1978-07-25 Hughes Aircraft Company Light-insensitive matrix addressed liquid crystal display system
US4115736A (en) * 1977-03-09 1978-09-19 The United States Of America As Represented By The Secretary Of The Air Force Probe station
US4115120A (en) * 1977-09-29 1978-09-19 International Business Machines Corporation Method of forming thin film patterns by differential pre-baking of resist
US4257041A (en) * 1978-06-19 1981-03-17 Izon Corporation Electro optical display device
US4263594A (en) * 1978-06-19 1981-04-21 Izon Corporation Electro-optical display design
US4352061A (en) * 1979-05-24 1982-09-28 Fairchild Camera & Instrument Corp. Universal test fixture employing interchangeable wired personalizers
US4409319A (en) * 1981-07-15 1983-10-11 International Business Machines Corporation Electron beam exposed positive resist mask process
US4590422A (en) * 1981-07-30 1986-05-20 Pacific Western Systems, Inc. Automatic wafer prober having a probe scrub routine
US4465972A (en) * 1982-04-05 1984-08-14 Allied Corporation Connection arrangement for printed circuit board testing apparatus
US4585991A (en) * 1982-06-03 1986-04-29 Texas Instruments Incorporated Solid state multiprobe testing apparatus
US4573008A (en) * 1982-09-24 1986-02-25 Siemens Aktiengesellschaft Method for the contact-free testing of microcircuits or the like with a particle beam probe
US4504783A (en) * 1982-09-30 1985-03-12 Storage Technology Partners Test fixture for providing electrical access to each I/O pin of a VLSI chip having a large number of I/O pins
US4517051A (en) * 1982-12-27 1985-05-14 Ibm Corporation Multi-layer flexible film module
US4480288A (en) * 1982-12-27 1984-10-30 International Business Machines Corporation Multi-layer flexible film module
US4564584A (en) * 1983-12-30 1986-01-14 Ibm Corporation Photoresist lift-off process for fabricating semiconductor devices
US4746855A (en) * 1984-03-14 1988-05-24 Teradyne, Inc. Relay multiplexing for circuit testers
US4636722A (en) * 1984-05-21 1987-01-13 Probe-Rite, Inc. High density probe-head with isolated and shielded transmission lines
US4585727A (en) * 1984-07-27 1986-04-29 Probe-Tronics, Inc. Fixed point method and apparatus for probing semiconductor devices
US4617730A (en) * 1984-08-13 1986-10-21 International Business Machines Corporation Method of fabricating a chip interposer
US4719411A (en) * 1985-05-13 1988-01-12 California Institute Of Technology Addressable test matrix for measuring analog transfer characteristics of test elements used for integrated process control and device evaluation
US4961053A (en) * 1985-07-24 1990-10-02 Heinz Krug Circuit arrangement for testing integrated circuit components
US4791364A (en) * 1985-08-20 1988-12-13 Thermonics Incorporated Thermal fixture for testing integrated circuits
US4715928A (en) * 1985-09-27 1987-12-29 Hamby Bill L Flexible printed circuits and methods of fabricating and forming plated thru-holes therein
US4853627A (en) * 1985-12-23 1989-08-01 Triquint Semiconductor, Inc. Wafer probes
US4776747A (en) * 1986-01-03 1988-10-11 Motorola Inc. High speed integrated circuit handler
US4868068A (en) * 1986-03-31 1989-09-19 Hitachi, Ltd. IC wiring connecting method and resulting article
US4951601A (en) * 1986-12-19 1990-08-28 Applied Materials, Inc. Multi-chamber integrated process system
US4764485A (en) * 1987-01-05 1988-08-16 General Electric Company Method for producing via holes in polymer dielectrics
US5084671A (en) * 1987-09-02 1992-01-28 Tokyo Electron Limited Electric probing-test machine having a cooling system
US4820976A (en) * 1987-11-24 1989-04-11 Advanced Micro Devices, Inc. Test fixture capable of electrically testing an integrated circuit die having a planar array of contacts
US4926118A (en) * 1988-02-22 1990-05-15 Sym-Tek Systems, Inc. Test station
US4936950A (en) * 1988-04-22 1990-06-26 U.S. Philips Corporation Method of forming a configuration of interconnections on a semiconductor device having a high integration density
US4926117A (en) * 1988-05-02 1990-05-15 Micron Technology, Inc. Burn-in board having discrete test capability
US5512397A (en) * 1988-05-16 1996-04-30 Leedy; Glenn J. Stepper scanner discretionary lithography and common mask discretionary lithography for integrated circuits
US4924589A (en) * 1988-05-16 1990-05-15 Leedy Glenn J Method of making and testing an integrated circuit
US5654127A (en) * 1988-05-16 1997-08-05 Elm Technology Corporation Method of making a tester surface with high density probe points
US6288561B1 (en) * 1988-05-16 2001-09-11 Elm Technology Corporation Method and apparatus for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus
US5020219A (en) * 1988-05-16 1991-06-04 Leedy Glenn J Method of making a flexible tester surface for testing integrated circuits
US6838896B2 (en) * 1988-05-16 2005-01-04 Elm Technology Corporation Method and system for probing, testing, burn-in, repairing and programming of integrated circuits in a closed environment using a single apparatus
US5225771A (en) * 1988-05-16 1993-07-06 Dri Technology Corp. Making and testing an integrated circuit using high density probe points
US6891387B2 (en) * 1988-05-16 2005-05-10 Elm Technology Corporation System for probing, testing, burn-in, repairing and programming of integrated circuits
US4849689A (en) * 1988-11-04 1989-07-18 Cascade Microtech, Inc. Microwave wafer probe having replaceable probe tip
US5055780A (en) * 1989-03-09 1991-10-08 Mitsubishi Denki Kabushiki Kaisha Probe plate used for testing a semiconductor device, and a test apparatus therefor
US4983250A (en) * 1989-06-16 1991-01-08 Microelectronics And Computer Technology Method of laser patterning an electrical interconnect
US5047711A (en) * 1989-08-23 1991-09-10 Silicon Connections Corporation Wafer-level burn-in testing of integrated circuits
US5012187A (en) * 1989-11-03 1991-04-30 Motorola, Inc. Method for parallel testing of semiconductor devices
US4968931A (en) * 1989-11-03 1990-11-06 Motorola, Inc. Apparatus and method for burning in integrated circuit wafers
US5216223A (en) * 1990-02-26 1993-06-01 Siegfried Straemke Plasma treatment apparatus
US5310410A (en) * 1990-04-06 1994-05-10 Sputtered Films, Inc. Method for processing semi-conductor wafers in a multiple vacuum and non-vacuum chamber apparatus
US5070297A (en) * 1990-06-04 1991-12-03 Texas Instruments Incorporated Full wafer integrated circuit testing device
US5325052A (en) * 1990-11-30 1994-06-28 Tokyo Electron Yamanashi Limited Probe apparatus
US5323107A (en) * 1991-04-15 1994-06-21 Hitachi America, Ltd. Active probe card
US5495179A (en) * 1991-06-04 1996-02-27 Micron Technology, Inc. Carrier having interchangeable substrate used for testing of semiconductor dies
US5592018A (en) * 1992-04-08 1997-01-07 Leedy; Glenn J. Membrane dielectric isolation IC fabrication
US5354695A (en) * 1992-04-08 1994-10-11 Leedy Glenn J Membrane dielectric isolation IC fabrication
US5336992A (en) * 1992-06-03 1994-08-09 Trw Inc. On-wafer integrated circuit electrical testing
US5434513A (en) * 1992-08-10 1995-07-18 Rohm Co., Ltd. Semiconductor wafer testing apparatus using intermediate semiconductor wafer
US5323035A (en) * 1992-10-13 1994-06-21 Glenn Leedy Interconnection structure for integrated circuits and method for making same
US5453404A (en) * 1992-10-13 1995-09-26 Leedy; Glenn Method for making an interconnection structure for integrated circuits
US5521522A (en) * 1992-11-13 1996-05-28 Tokyo Electron Limited Probe apparatus for testing multiple integrated circuit dies
US5555422A (en) * 1993-03-10 1996-09-10 Co-Operative Facility For Aging Tester Development Prober for semiconductor integrated circuit element wafer
US5517126A (en) * 1993-03-18 1996-05-14 Tokyo Electron Limited Probe apparatus
US5614837A (en) * 1993-05-31 1997-03-25 Tokyo Electron Limited Probe apparatus and burn-in apparatus
US5510724A (en) * 1993-05-31 1996-04-23 Tokyo Electron Limited Probe apparatus and burn-in apparatus
US5532610A (en) * 1993-08-25 1996-07-02 Nec Corporation Apparatus for testing semicondctor wafer
US5457380A (en) * 1994-05-11 1995-10-10 Genrad, Inc. Circuit-test fixture that includes shorted-together probes
US5963027A (en) * 1997-06-06 1999-10-05 Cascade Microtech, Inc. Probe station having environment control chambers with orthogonally flexible lateral wall assembly
US6762611B2 (en) * 2000-12-05 2004-07-13 Infineon Techologies Ag Test configuration and test method for testing a plurality of integrated circuits in parallel

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080135752A1 (en) * 2003-01-21 2008-06-12 Canon Kabushiki Kaisha Probe-Holding Apparatus, Sample-Obtaining Apparatus, Sample-Processing Apparatus, Sample-Processsing Method and Sample-Evaluating Method
US7531797B2 (en) * 2003-01-21 2009-05-12 Canon Kabushiki Kaisha Probe-holding apparatus, sample-obtaining apparatus, sample-processing apparatus, sample-processing method and sample-evaluating method
US20060273809A1 (en) * 2004-04-21 2006-12-07 Formfactor, Inc. Method of designing an application specific probe card test system
US8581610B2 (en) * 2004-04-21 2013-11-12 Charles A Miller Method of designing an application specific probe card test system
US7595653B2 (en) * 2004-07-21 2009-09-29 Afore Oy Pressure testing apparatus and method for pressure testing
US20070245808A1 (en) * 2004-07-21 2007-10-25 Afore Oy Pressure Testing Apparatus and Method for Pressure Testing
US20070205789A1 (en) * 2006-03-01 2007-09-06 Matthias Heinke Device for final inspection
US7589545B2 (en) * 2006-03-01 2009-09-15 Atmel Germany Gmbh Device for final inspection
US8063656B1 (en) * 2009-03-13 2011-11-22 Xilinx, Inc. Method of enabling a circuit board analysis
US20150234737A1 (en) * 2014-02-14 2015-08-20 Samsung Electronics Co., Ltd. Test system of system on chip and test method thereof
US9658949B2 (en) * 2014-02-14 2017-05-23 Samsung Electronics Co., Ltd. Test system of system on chip and test method thereof

Similar Documents

Publication Publication Date Title
US4348759A (en) Automatic testing of complex semiconductor components with test equipment having less channels than those required by the component under test
US5798652A (en) Method of batch testing surface mount devices using a substrate edge connector
US6574760B1 (en) Testing method and apparatus assuring semiconductor device quality and reliability
US5927512A (en) Method for sorting integrated circuit devices
US7078926B2 (en) Wafer-level burn-in and test
US4771230A (en) Electro-luminescent method and testing system for unpopulated printed circuit boards, ceramic substrates, and the like having both electrical and electro-optical read-out
US6100486A (en) Method for sorting integrated circuit devices
US4567432A (en) Apparatus for testing integrated circuits
US6124725A (en) Apparatus and method for testing semiconductor devices formed on a semiconductor wafer
US5504369A (en) Apparatus for performing wafer level testing of integrated circuit dice
US4528500A (en) Apparatus and method for testing circuit boards
US6154714A (en) Method for using wafer navigation to reduce testing times of integrated circuit wafers
US6064217A (en) Fine pitch contact device employing a compliant conductive polymer bump
US6897670B2 (en) Parallel integrated circuit test apparatus and test method
US6087845A (en) Universal wafer carrier for wafer level die burn-in
US6127837A (en) Method of testing semiconductor devices
US6551844B1 (en) Test assembly including a test die for testing a semiconductor product die
US6383825B1 (en) Method and system for testing semiconductor dice, semiconductor packages and semiconductor wafers
US6429029B1 (en) Concurrent design and subsequent partitioning of product and test die
US6064213A (en) Wafer-level burn-in and test
US6622102B2 (en) Method and system for tracking manufacturing data for integrated circuit parts
US4706019A (en) Electron beam test probe system for analyzing integrated circuits
US5397997A (en) Burn-in technologies for unpackaged integrated circuits
US20050275418A1 (en) High density interconnect system having rapid fabrication cycle
US5391984A (en) Method and apparatus for testing integrated circuit devices