US20030095456A1 - Sense amplifier with independent write-back capability for ferroelectric random-access memories - Google Patents

Sense amplifier with independent write-back capability for ferroelectric random-access memories Download PDF

Info

Publication number
US20030095456A1
US20030095456A1 US09/991,571 US99157101A US2003095456A1 US 20030095456 A1 US20030095456 A1 US 20030095456A1 US 99157101 A US99157101 A US 99157101A US 2003095456 A1 US2003095456 A1 US 2003095456A1
Authority
US
United States
Prior art keywords
channel transistor
drain
output signal
leg
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/991,571
Other versions
US6563753B1 (en
Inventor
Jurgen Rickes
Hugh McAdams
James Grace
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies International Sales Pte Ltd
Original Assignee
Agilent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agilent Technologies Inc filed Critical Agilent Technologies Inc
Priority to US09/991,571 priority Critical patent/US6563753B1/en
Assigned to AGILENT TECHNOLOGIES, INC. reassignment AGILENT TECHNOLOGIES, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GRACE, JAMES W., MCADAMS, HUGH P., RICKES, JURGEN T.
Priority to DE10246738A priority patent/DE10246738B4/en
Priority to KR1020020070981A priority patent/KR100893475B1/en
Priority to JP2002332580A priority patent/JP2003168289A/en
Publication of US6563753B1 publication Critical patent/US6563753B1/en
Application granted granted Critical
Publication of US20030095456A1 publication Critical patent/US20030095456A1/en
Assigned to AVAGO TECHNOLOGIES GENERAL IP PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP PTE. LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: AGILENT TECHNOLOGIES, INC.
Assigned to AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. reassignment AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD. CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 017207 FRAME 0020. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Assignors: AGILENT TECHNOLOGIES, INC.
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/067—Single-ended amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/22—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using ferroelectric elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/062—Differential amplifiers of non-latching type, e.g. comparators, long-tailed pairs

Definitions

  • the digital differential comparator shown in FIG. 1, has been used in Dynamic Random-Access memories (DRAMs), as well as Static Random-Access memories (SRAMs).
  • DRAMs Dynamic Random-Access memories
  • SRAMs Static Random-Access memories
  • this circuit usually finds application in the data path external to the memory array itself, amplifying the data signal received from the memory array and passing it on to the output buffer. Since this circuit lacks any ability to write-back onto the input nodes, and since it is somewhat more complex than the traditional latching sense amplifier, shown in FIG. 2, it does not normally find use in the memory array itself.
  • Ferroelectric memories are superior to EEPROMs and Flash memories in terms of write-access time and overall power consumption. They are used in applications where a non-volatile memory is required with these features, e.g. digital cameras and contact less smart cards. Contact less smart cards require non-volatile memories with low power consumption as they use only electromagnetic coupling to power up the electronic chips on the card. Digital cameras require both low power consumption and fast frequent writes in order to store and restore an entire image into the memory in less than 0.1 seconds.
  • a typical read access of a ferroelectric memory consists of a write access followed by sensing.
  • a “0” is written to the ferroelectric capacitor to discover the original data content of the memory cell. If the original content of the memory cell is a “1”, writing a “0” reverses the direction of the polarization within the ferroelectric capacitor. This induces a large current spike on the sense wire. On the other hand, there is no current spike on the sensing wire if the original content of the ferroelectric capacitor was also a “0”. Therefore, by sensing the presence of a current spike on the sensing wire, the original data of the accessed ferroelectric capacitor are determined.
  • a sensing circuit with independent write-back capability includes a sense amplifier that receives an input and a reference signal and a tri-statable write-back block receiving a write enable signal and the sense amplifier's output signal.
  • An optional data buffer also receives the sense amplifier's output signal.
  • FIG. 1 illustrates a digital differential comparator of the prior art.
  • FIG. 2 illustrates as prior art latching sense amplifier.
  • FIG. 3 illustrates a functional block diagram of the present invention.
  • FIG. 4 illustrates the write-back function block shown in FIG. 3.
  • FIG. 5 illustrates the sense amplifier shown in FIG. 4.
  • FIG. 6 illustrates the optional data buffer shown in FIG. 5.
  • a functional block diagram 10 of the present invention is shown in FIG. 3.
  • the write-back function block 12 is enabled by input signal WB.
  • the sense amplifier compares the voltage on the bit line (BL) to the voltage on the reference input (REF).
  • the sense amplifier's output signal (OUT) is received by the write-back function block 12 .
  • An optional data buffer 16 also receives the output signal.
  • the heavily loaded bit line is separated from the lightly loaded internal sensing nodes.
  • FIG. 4 illustrates the write-back function block 12 shown in FIG. 3.
  • Serially connected from power to ground are a first and second p-channel transistor followed by a first and a second n-channel transistor.
  • the BL signal is connected to the node between the second p-channel transistor and first n-channel transistor.
  • the gates of the first p-channel transistor and the second n-channel transistor are tied together to node OUT bar which is the complement of the sense amplifier's output signal OUT.
  • the gate of the second p-channel transistor receives a control signal write-back bar (WBB) while the gate of the first n-channel transistor receives a control signal write-back (WB).
  • WBB control signal write-back bar
  • WB control signal write-back
  • FIG. 5 illustrates the sense amplifier 14 shown in FIG. 3.
  • a third p-channel transistor MP1 has its source connected to power and its drain connected to the first and second leg.
  • Each leg includes two serially connected p-channel transistors (MP2, MP4; MP3, MP5) followed by two parallel connected n-channel transistors (MN3, MN1; MN2, MN4).
  • the node between the drain of the second p-channel transistor MP4 and the drains of the two parallel connected n-channel transistors MN3, MN1 are connected to the gate of the second p-channel transistor MP5 of the second leg and the gate of the n-channel transistor MN2.
  • MN4 are connected to the gate of the second p-channel transistor MP4 of the first leg and the gate of the second n-channel transistor MN1.
  • FIG. 6 illustrates an alternate embodiment for the sense amplifier shown in FIG. 3.
  • a fifth n-channel transistor MN5 connects nodes N1 and N2 and is used for equalization.
  • a sixth n-channel transistor MN6 is serially connected to the gate of p-channel transistor MP2.
  • a seventh n-channel transistor MN7 is serially connected to the gate of the p-channel transistor MP3.
  • the gates of n-channel transistors MN5, MN6, and MN7 are connected to EN bar.
  • N-channel transistors MN6 and MN7 are isolation devices.
  • FIG. 7 illustrates the optional data buffer 16 shown in FIG. 3.
  • a first and a second p-channel transistor are serially connected between power and port DATA.
  • the gate of the first p-channel transistor receives signal OUT, while the gate of the second p-channel transistor receives signal VDD.
  • Two n-channel transistors are serially connected between port DATA and ground. The gate of the first n-channel transistor connects to OUT while the gate of the second n-channel transistor receives signal YS.
  • WB and WBB are additional complementary control signals that are generated after the sense amplifier has been activated by applying VSS to EN bar and VDD to EN after OUT and OUT bar have been driven to their full logic levels. Simultaneous with the write-back restore on the bit line, data can be accessed via the YS signal and started on its path to the chip's data output buffer, irrespective of the time required to accomplish the write-back.

Abstract

A sensing circuit with independent write-back capability includes a write back function block having a write-back output signal, a sense amplifier that receives an input and a reference signal. The sense amplifier generates an output signal and the write back function block further receives this output signal. An optional data buffer also receives the output signal.

Description

    BACKGROUND
  • The digital differential comparator, shown in FIG. 1, has been used in Dynamic Random-Access memories (DRAMs), as well as Static Random-Access memories (SRAMs). However, this circuit usually finds application in the data path external to the memory array itself, amplifying the data signal received from the memory array and passing it on to the output buffer. Since this circuit lacks any ability to write-back onto the input nodes, and since it is somewhat more complex than the traditional latching sense amplifier, shown in FIG. 2, it does not normally find use in the memory array itself. [0001]
  • Ferroelectric memories are superior to EEPROMs and Flash memories in terms of write-access time and overall power consumption. They are used in applications where a non-volatile memory is required with these features, e.g. digital cameras and contact less smart cards. Contact less smart cards require non-volatile memories with low power consumption as they use only electromagnetic coupling to power up the electronic chips on the card. Digital cameras require both low power consumption and fast frequent writes in order to store and restore an entire image into the memory in less than 0.1 seconds. [0002]
  • A typical read access of a ferroelectric memory consists of a write access followed by sensing. To illustrate, a “0” is written to the ferroelectric capacitor to discover the original data content of the memory cell. If the original content of the memory cell is a “1”, writing a “0” reverses the direction of the polarization within the ferroelectric capacitor. This induces a large current spike on the sense wire. On the other hand, there is no current spike on the sensing wire if the original content of the ferroelectric capacitor was also a “0”. Therefore, by sensing the presence of a current spike on the sensing wire, the original data of the accessed ferroelectric capacitor are determined. [0003]
  • The read operation as described is destructive since a “0” is written to any memory cell that is accessed for a read. The original data, however, are saved in the sense amplifier and can be restored back into the accessed memory cell. In other words, a read access is only complete after the second write that restores the original data. [0004]
    • SUMMARY
  • A sensing circuit with independent write-back capability includes a sense amplifier that receives an input and a reference signal and a tri-statable write-back block receiving a write enable signal and the sense amplifier's output signal. An optional data buffer also receives the sense amplifier's output signal.[0005]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 illustrates a digital differential comparator of the prior art. [0006]
  • FIG. 2 illustrates as prior art latching sense amplifier. [0007]
  • FIG. 3 illustrates a functional block diagram of the present invention. [0008]
  • FIG. 4 illustrates the write-back function block shown in FIG. 3. [0009]
  • FIG. 5 illustrates the sense amplifier shown in FIG. 4. [0010]
  • FIG. 6 illustrates the optional data buffer shown in FIG. 5.[0011]
    • DETAILED DESCRIPTION
  • The optimum number of cells per bit line of a ferroelectric memory tends to be larger than that of a DRAM. Therefore, a somewhat more complex sense amplifier can be more easily tolerated, since there are fewer partitions of the memory array and the cell efficiency tends to be higher. The higher bit line capacitance of the FeRAM, due to the larger number of bits, means that use of a prior latching sense amplifier (shown in FIG. 2) results in even slower access time. Since an adequate voltage separation between bit line and bit line bar must occur before they can be coupled to the output data path, additional time is required to charge or discharge the heavily loaded bit lines. [0012]
  • A functional block diagram [0013] 10 of the present invention is shown in FIG. 3. The write-back function block 12 is enabled by input signal WB. During operation, the sense amplifier compares the voltage on the bit line (BL) to the voltage on the reference input (REF). The sense amplifier's output signal (OUT) is received by the write-back function block 12. An optional data buffer 16 also receives the output signal. Thus, the heavily loaded bit line is separated from the lightly loaded internal sensing nodes.
  • FIG. 4 illustrates the write-[0014] back function block 12 shown in FIG. 3. Serially connected from power to ground are a first and second p-channel transistor followed by a first and a second n-channel transistor. The BL signal is connected to the node between the second p-channel transistor and first n-channel transistor. The gates of the first p-channel transistor and the second n-channel transistor are tied together to node OUT bar which is the complement of the sense amplifier's output signal OUT. The gate of the second p-channel transistor receives a control signal write-back bar (WBB) while the gate of the first n-channel transistor receives a control signal write-back (WB).
  • FIG. 5 illustrates the [0015] sense amplifier 14 shown in FIG. 3. A third p-channel transistor MP1 has its source connected to power and its drain connected to the first and second leg. Each leg includes two serially connected p-channel transistors (MP2, MP4; MP3, MP5) followed by two parallel connected n-channel transistors (MN3, MN1; MN2, MN4).
  • For the first leg, at the OUT bar port, the node between the drain of the second p-channel transistor MP4 and the drains of the two parallel connected n-channel transistors MN3, MN1 are connected to the gate of the second p-channel transistor MP5 of the second leg and the gate of the n-channel transistor MN2. For the second leg, at the OUT port, the node between the drain of the second p-channel transistor MP5 and the drains of the two parallel connected n-channel transistors MN2, MN4 are connected to the gate of the second p-channel transistor MP4 of the first leg and the gate of the second n-channel transistor MN1. [0016]
  • FIG. 6 illustrates an alternate embodiment for the sense amplifier shown in FIG. 3. In addition to the electrical connectivity as described in FIG. 5, a fifth n-channel transistor MN5 connects nodes N1 and N2 and is used for equalization. A sixth n-channel transistor MN6 is serially connected to the gate of p-channel transistor MP2. A seventh n-channel transistor MN7 is serially connected to the gate of the p-channel transistor MP3. The gates of n-channel transistors MN5, MN6, and MN7 are connected to EN bar. N-channel transistors MN6 and MN7 are isolation devices. [0017]
  • FIG. 7 illustrates the [0018] optional data buffer 16 shown in FIG. 3. A first and a second p-channel transistor are serially connected between power and port DATA. The gate of the first p-channel transistor receives signal OUT, while the gate of the second p-channel transistor receives signal VDD. Two n-channel transistors are serially connected between port DATA and ground. The gate of the first n-channel transistor connects to OUT while the gate of the second n-channel transistor receives signal YS.
  • In operation, the lack of write-back capability inherent in the standalone sense amplifier is overcome by the addition of the series p-channel and series n-channel transistors tied to BL, which in a memory array would be the bit or data line. WB and WBB are additional complementary control signals that are generated after the sense amplifier has been activated by applying VSS to EN bar and VDD to EN after OUT and OUT bar have been driven to their full logic levels. Simultaneous with the write-back restore on the bit line, data can be accessed via the YS signal and started on its path to the chip's data output buffer, irrespective of the time required to accomplish the write-back. [0019]

Claims (11)

We claim:
1. A sensing circuit having independent write-back capability comprising:
a sense amplifier which compares an input to a reference signal and generates an output signal; and
a tri-statable write-back block having an enable and an write-back output signal;
wherein the output signal of the sense amplifier is coupled to the write back block.
2. The sensing circuit of claim 1 further including a data buffer receiving the output signal of the sense amplifier.
3. The sensing circuit of claim 2, the sense amplifer including:
a p-channel transistor having a source connected to power and a first drain;
a first and a second leg, each leg connected to the drain of the p-channel transistor and ground, each leg further including,
a first p-channel transistor having a source connected to the first drain,
a second p-channel transistor having a source connected to the drain of the first p-channel transistor at a first node,
two n-channel transistors, connected in parallel, having their drains connected to the drain of the second p-channel transistor at a second node and their sources connected to ground,
a third n-channel transistor, serially connected to the gate of the first p-channel transistor, and
for each leg, the second node connects to the gates of the second p-channel transistor and one of the two n-channel transistors of the other leg;
and
a first n-channel transistor, connected across the first nodes of the first and second legs.
4. The data buffer of claim 2, including:
a first n-channel transistor, having a drain generating a data-out signal, having a gate receiving a control signal; and
a second n-channel transistor, having a drain connected to the source of the first n-channel transistor, a source connected to ground, and a gate receiving the output signal of the sense amplifier.
5. The data buffer of claim 4, further including:
a first p-channel transistor, having a source connected to power, a gate receiving the output signal of the sense amplifier and a drain; and
a second p-channel transistor, connected to the drain of the first p-channel transistor and the drain of the first n-channel transistor, having a gate connected to VDD.
6. The data buffer of claim 4, further including:
a first p-channel transistor, having a source connected to power, a gate receiving the output signal of the sense amplifier and a drain; and
a second p-channel transistor, connected to the drain of the first p-channel transistor and the drain of the first n-channel transistor, having a gate connected to the complement of the gate control signal of the first n-channel transistor.
7. The sensing circuit of claim 1, the write-back block including:
a first p-channel transistor having a source connected to power;
a second p-channel transistor having a source connected to the drain of the first p-channel transistor;
a first n-channel transistor, having a drain connected to the drain of the second p-channel transistor forming the write-back output signal which is connected to the input signal; and
a second n-channel transistor, having a drain connected to the source of the first n-channel transistor, having a source connected to ground;
wherein the gates of the first p-channel and second n-channel transistors receive the complementary output signal (is there an antecedent here in claim 1?).
8. A method of sensing of differential data, consisting of:
receiving a differential input signal on an input and a reference input;
amplifying the differential input signal;
buffering the output signal; and
writing-back the data to the input.
9. The method of sensing as defined in claim 8, wherein the steps of writing-back and amplifying occur independently.
10. The method of sensing as defined in claim 8, for a single reception of differential input data and the steps of amplifying and buffering are repeated.
11. A sense amplifer comprising:
a p-channel transistor having a source connected to power and a first drain;
a first and a second leg, each leg connected to the drain of the p-channel transistor and ground, each leg further including,
a first p-channel transistor having a source connected to the first drain,
a second p-channel transistor having a source connected to the drain of the first p-channel transistor at a first node,
two n-channel transistors, connected in parallel, connected to the drain of the second p-channel transistor at a second node and ground,
a third n-channel transistor, serially connected to the gate of the first p-channel transistor, and
for each leg, the second node connects to the second p-channel transistor and one of the two n-channel transistors of the other leg; and
a first n-channel transistor, connected across the first nodes of the first and second legs.
US09/991,571 2001-11-16 2001-11-16 Sense amplifier with independent write-back capability for ferroelectric random-access memories Expired - Fee Related US6563753B1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
US09/991,571 US6563753B1 (en) 2001-11-16 2001-11-16 Sense amplifier with independent write-back capability for ferroelectric random-access memories
DE10246738A DE10246738B4 (en) 2001-11-16 2002-10-07 Sense amplifier with independent write-back capability for ferroelectric random access memories
KR1020020070981A KR100893475B1 (en) 2001-11-16 2002-11-15 Sense amplifier with independent write-back capability for ferroelectric random-access memories
JP2002332580A JP2003168289A (en) 2001-11-16 2002-11-15 Sense amplifier with independent write-back capability for ferroelectric random access memories

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/991,571 US6563753B1 (en) 2001-11-16 2001-11-16 Sense amplifier with independent write-back capability for ferroelectric random-access memories

Publications (2)

Publication Number Publication Date
US6563753B1 US6563753B1 (en) 2003-05-13
US20030095456A1 true US20030095456A1 (en) 2003-05-22

Family

ID=25537333

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/991,571 Expired - Fee Related US6563753B1 (en) 2001-11-16 2001-11-16 Sense amplifier with independent write-back capability for ferroelectric random-access memories

Country Status (4)

Country Link
US (1) US6563753B1 (en)
JP (1) JP2003168289A (en)
KR (1) KR100893475B1 (en)
DE (1) DE10246738B4 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090154255A1 (en) * 2007-12-18 2009-06-18 Micron Technology, Inc. Symmetrically operating single-ended input buffer devices and methods
RU2469409C2 (en) * 2006-09-13 2012-12-10 Савант Системс Ллс Remote control unit for programmable multimedia controller
JP2015187905A (en) * 2014-03-13 2015-10-29 株式会社半導体エネルギー研究所 semiconductor device

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100414210B1 (en) * 2001-11-19 2004-01-13 삼성전자주식회사 Semiconductor memory device
US6704218B2 (en) * 2002-04-02 2004-03-09 Agilent Technologies, Inc. FeRAM with a single access/multiple-comparison operation
US6724645B1 (en) * 2003-01-30 2004-04-20 Agilent Technologies, Inc. Method and apparatus for shortening read operations in destructive read memories
TW594736B (en) 2003-04-17 2004-06-21 Macronix Int Co Ltd Over-driven read method and device of ferroelectric memory
TW201417102A (en) 2012-10-23 2014-05-01 Ind Tech Res Inst Resistive random-access memory devices

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51113545A (en) * 1975-03-31 1976-10-06 Hitachi Ltd Memory
US5031143A (en) * 1990-11-21 1991-07-09 National Semiconductor Corporation Preamplifier for ferroelectric memory device sense amplifier
US5289475A (en) * 1990-11-29 1994-02-22 Sgs-Thomson Microelectronics, Inc. Semiconductor memory with inverted write-back capability and method of testing a memory using inverted write-back
US5254760A (en) * 1992-07-29 1993-10-19 Ciba-Geigy Corporation Inhibiting polymerization of vinyl aromatic monomers
KR950004558A (en) * 1993-07-16 1995-02-18 김광호 Semiconductor Memory Structure and Semiconductor Manufacturing Method
KR960006381B1 (en) * 1993-12-18 1996-05-15 삼성전자주식회사 Bit-line sense amplification circuit and method of semiconductor memory device
KR100206408B1 (en) * 1996-06-27 1999-07-01 김영환 Precharging circuit of semiconductor memory device
US6054879A (en) * 1997-12-08 2000-04-25 Cypress Semiconductor Corp. Current sensing amplifier with feedback
KR100268452B1 (en) * 1998-03-25 2000-10-16 윤종용 Ferroelectric random access memory device
KR100324605B1 (en) * 1998-09-19 2002-05-09 박종섭 A sense amplifier in semiconductor memory device
KR20000044916A (en) * 1998-12-30 2000-07-15 김영환 Circuit for adjusting output voltage of sense amplifier
KR20000066269A (en) * 1999-04-15 2000-11-15 김영환 DRAM provided with output feedback circuitry of sence amplifier

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2469409C2 (en) * 2006-09-13 2012-12-10 Савант Системс Ллс Remote control unit for programmable multimedia controller
US9541910B2 (en) 2006-09-13 2017-01-10 Savant Systems, Llc Remote control unit for a programmable multimedia controller
US20090154255A1 (en) * 2007-12-18 2009-06-18 Micron Technology, Inc. Symmetrically operating single-ended input buffer devices and methods
US7859916B2 (en) * 2007-12-18 2010-12-28 Micron Technology, Inc. Symmetrically operating single-ended input buffer devices and methods
US20110074510A1 (en) * 2007-12-18 2011-03-31 Micron Technology, Inc. Symmetrically operating single-ended input buffer devices and methods
US8036058B2 (en) 2007-12-18 2011-10-11 Micron Technology, Inc. Symmetrically operating single-ended input buffer devices and methods
US8395956B2 (en) 2007-12-18 2013-03-12 Micron Technology, Inc. Symmetrically operating single-ended input buffer devices and methods
US8565037B2 (en) 2007-12-18 2013-10-22 Micron Technology, Inc. Symmetrically operating single-ended input buffer devices and methods
JP2015187905A (en) * 2014-03-13 2015-10-29 株式会社半導体エネルギー研究所 semiconductor device

Also Published As

Publication number Publication date
KR100893475B1 (en) 2009-04-17
DE10246738B4 (en) 2004-05-06
JP2003168289A (en) 2003-06-13
KR20030041082A (en) 2003-05-23
DE10246738A1 (en) 2003-06-05
US6563753B1 (en) 2003-05-13

Similar Documents

Publication Publication Date Title
US8144537B2 (en) Balanced sense amplifier for single ended bitline memory architecture
US6538915B2 (en) Semiconductor integrated circuit device
US10560085B2 (en) Apparatuses for reducing off state leakage currents
US7468900B2 (en) Semiconductor memory device having a bitline amplified to a positive voltage and a negative voltage
US7139185B2 (en) FeRAM having common main bit line
US20050201138A1 (en) Nonvolatile feram control device
US10529389B2 (en) Apparatuses and methods for calibrating sense amplifiers in a semiconductor memory
US6563753B1 (en) Sense amplifier with independent write-back capability for ferroelectric random-access memories
US6522569B2 (en) Semiconductor memory device
US10803910B2 (en) Semiconductor storage device and read method thereof
US9406355B1 (en) Sense amplifier
US6717873B2 (en) Balanced sense amplifier control for open digit line architecture memory devices
US20050231995A1 (en) Nonvolatile ferroelectric memory device
US7304882B2 (en) Circuits for driving FRAM
US7136317B1 (en) DRAM with self-resetting data path for reduced power consumption
US7149138B2 (en) Increasing a refresh period in a semiconductor memory device
US7088605B2 (en) FeRAM memory design using ROM array architecture
US6990029B2 (en) Column read amplifier power-gating technique for integrated circuit memory devices and those devices incorporating embedded dynamic random access memory (DRAM)
JP4079910B2 (en) Ferroelectric memory
US7106615B2 (en) FeRAM capable of restoring “0” data and “1” data at a time
US7173868B2 (en) Sense amplifier of ferroelectric memory device
KR100492782B1 (en) Non-volatile ferroelectric memory device for controlling timing reference and method thereof

Legal Events

Date Code Title Description
AS Assignment

Owner name: AGILENT TECHNOLOGIES, INC., COLORADO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RICKES, JURGEN T.;MCADAMS, HUGH P.;GRACE, JAMES W.;REEL/FRAME:012522/0593;SIGNING DATES FROM 20010314 TO 20020325

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD., SINGAPORE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:017207/0020

Effective date: 20051201

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20110513

AS Assignment

Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 017207 FRAME 0020. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT;ASSIGNOR:AGILENT TECHNOLOGIES, INC.;REEL/FRAME:038633/0001

Effective date: 20051201