US20030075786A1 - Thin, thermally enhanced flip chip in a leaded molded package - Google Patents

Thin, thermally enhanced flip chip in a leaded molded package Download PDF

Info

Publication number
US20030075786A1
US20030075786A1 US10271654 US27165402A US2003075786A1 US 20030075786 A1 US20030075786 A1 US 20030075786A1 US 10271654 US10271654 US 10271654 US 27165402 A US27165402 A US 27165402A US 2003075786 A1 US2003075786 A1 US 2003075786A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
semiconductor die
source
surface
lead structure
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US10271654
Other versions
US6891256B2 (en )
Inventor
Rajeev Joshi
Chung-Lin Wu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49548Cross section geometry
    • H01L23/49551Cross section geometry characterised by bent parts
    • H01L23/49555Cross section geometry characterised by bent parts the bent parts being the outer leads
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49568Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16245Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/3754Coating
    • H01L2224/37599Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

Embodiments of the invention are directed to semiconductor die packages. One embodiment of the invention is directed to a semiconductor die package including, (a) a semiconductor die including a first surface and a second surface, (b) a source lead structure including protruding region having a major surface, the source lead structure being coupled to the first surface, (c) a gate lead structure being coupled to the first surface, and (d) a molding material around the source lead structure and the semiconductor die, where the molding material exposes the second surface of the semiconductor die and the major surface of the source lead structure.

Description

    CROSS-REFERENCE TO RELATED APPLICATIONS
  • This application claims the benefit of the filing date of U.S. Provisional Patent Application No. 60/349,260, filed Oct. 22, 2001, and U.S. Provisional Application No. 60/352,642, filed Jan. 29, 2002. Both of these provisional applications are herein incorporated by reference in their entirety for all purposes.[0001]
  • BACKGROUND OF THE INVENTION
  • There are a number of semiconductor die packages. In one example of a semiconductor die package, a semiconductor die is mounted to a lead frame with leads. Wires couple the semiconductor die to the leads. The wires, the semiconductor die and then the most of the lead frame (except for the leads that extend outward) are then encapsulated in a molding material. The molding material is then shaped. The formed semiconductor die package includes a molded body that has leads extending laterally away from the molded body. The semiconductor die package can be mounted onto a circuit board. [0002]
  • While such semiconductor packages are useful, improvements could be made. For example, it would be desirable if the thickness of a semiconductor die package could be reduced. As consumer electronics (e.g., cell phones, laptop computers, etc.) continue to decrease in size, there is an ever increasing demand for thinner electronic devices and thinner electronic components. In addition, it would be desirable to improve the heat dissipation properties of a semiconductor die package. For example, power semiconductor devices such as vertical MOSFETs (metal oxide field effect transistors) can generate a significant amount of heat. For high output power applications (e.g., more than 60 Watts), special packaging is required to remove heat from the power transistor to prevent overheating. Overheating can also degrade the operational characteristics of a power transistor. [0003]
  • Embodiments of the invention address these and other problems individually and collectively. [0004]
  • SUMMARY OF THE INVENTION
  • Embodiments of the invention are directed towards semiconductor die packages. [0005]
  • One embodiment of the invention is directed to a semiconductor die package comprising: (a) a semiconductor die including a first surface and a second surface; (b) a source lead structure including protruding region having a major surface, the source lead structure being coupled to the first surface; (c) a gate lead structure being coupled to the first surface; and (d) a molding material around the source lead structure and the semiconductor die, wherein the molding material exposes the second surface of the semiconductor die and the major surface of the source lead structure. [0006]
  • Another embodiment of the invention is directed to a semiconductor die package comprising: a) a semiconductor die comprising an RF VDMOS transistor including a source region, a gate region, and a drain region; b) a source lead structure including a protruding portion having a major surface, and a plurality of leads extending laterally away from the protruding region, wherein the source lead structure is coupled to the source region of the semiconductor die; c) a gate lead structure coupled to the gate region of the semiconductor die; and d) a molding material covering at least a portion of the source lead structure, the gate lead structure and the semiconductor die, wherein the major surface is exposed through the molding material. [0007]
  • Another embodiment of the invention is directed to a method for forming a semiconductor die package, the method comprising: (a) attaching a semiconductor die including a first surface and a second surface, and solder on the first surface to a lead frame structure including a source lead structure having a protruding portion with a major surface, and a gate lead structure; and (b) molding a molding material around the semiconductor die and the source and the gate lead structures, wherein the second surface of the semiconductor die and the major surface of the source lead structure are exposed through the molding material. [0008]
  • These and other embodiments of the invention are described in further detail below. [0009]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 shows a perspective view of an upper portion of a semiconductor die package according to an embodiment of the invention. [0010]
  • FIG. 2 shows a perspective view of a lower portion of a semiconductor die package according to an embodiment of the invention. [0011]
  • FIG. 3 shows a semiconductor die with an array of solder bumps. [0012]
  • FIG. 4 shows a top perspective view of a lead frame structure including a gate lead structure and a source lead structure. [0013]
  • FIG. 5 shows a bottom perspective view of a lead frame structure including a gate lead structure and a source lead structure. [0014]
  • FIG. 6 shows a semiconductor die mounted on a lead frame structure including a gate lead structure and a source lead structure. [0015]
  • FIG. 7 shows a side view of a semiconductor die mounted on a lead frame structure. [0016]
  • FIG. 8([0017] a) shows a perspective view of a semiconductor die package including a drain clip.
  • FIG. 8([0018] b) shows a side view of a semiconductor die package including a drain clip.
  • FIG. 9([0019] a) shows a top view of a semiconductor die package including a drain clip.
  • FIG. 9([0020] b) shows a side view of a semiconductor die package including a drain clip.
  • FIG. 10([0021] a) shows a side cross-sectional view of a semiconductor die package.
  • FIG. 10([0022] b) shows a top view of a semiconductor die package with a block indicating a matching network that is electrically coupled to the semiconductor die package. Some components are shown by invisible lines.
  • DETAILED DESCRIPTION
  • The changing architecture of power supplies, for example, on a notebook computer motherboard necessitates having a drain of a MOSFET heatsunk (as the ground) and the source and the gate (in a semiconductor die) on a different plane instead of having all three terminals on the same plane. This shift by the notebook power supply designers has led to the need to create new and improved surface mount packages. [0023]
  • Embodiments of the invention are directed to new and improved semiconductor die packages. In embodiments of the invention, a solder bumped semiconductor die may be flipped over and may be mounted on a lead frame structure including a source lead structure and a gate lead structure. The source lead structure may have a large down-set portion and a partially-etched (e.g., half-etched) portion. A molding material can be molded around the source lead structure, and the semiconductor die so that a surface of the semiconductor die and a surface of the partially-etched portion of the source lead structure can be exposed through the molding material. [0024]
  • Embodiments of the invention have a number of advantages. First, the semiconductor die packages according to embodiments of the invention can have a low profile and two major surfaces for heat dissipation. For example, heat can be transferred away from a semiconductor die through a large source lead structure coupled to a first surface of a semiconductor die and also through a drain clip that is coupled to a second surface of the semiconductor die. The thermal resistance of this package is 35% lower than a standard SOIC (Small Outline Integrated Circuit) package and 10-15% lower than a FLMP package (Flipchip in a Leaded Molded Package). Exemplary SOIC and FLMP packages are described in U.S. Provisional Patent Application No. 60/349,260, filed Oct. 22, 2002. Second, embodiments of the invention can have a low profile. For example, in some embodiments of the invention, the thickness of the semiconductor die package can be from about 0.7 to about 1.0 mm. The profile of a package according to an embodiment of the invention is about 40-50% smaller than SOIC packages. This is thinner than most conventional semiconductor die packages. Because of its thin profile and its good thermal properties, a semiconductor die package according to an embodiment of the invention can be referred to as a low profile thermal enhanced flip chip in a leaded molded package (TFLMP). [0025]
  • The semiconductor dies used in the semiconductor die packages according to embodiments of the invention include vertical power transistors. Vertical power transistors include VDMOS transistors. A VDMOS transistor is a MOSFET that has two or more semiconductor regions formed by diffusion. It has a source region, a drain region, and a gate. The device is vertical in that the source region and the drain region are at opposite surfaces of the semiconductor die. The gate may be a trenched gate structure or a planar gate structure, and is formed at the same surface as the source region. Trenched gate structures are preferred, since trenched gate structures are narrower and occupy less space than planar gate structures. During operation, the current flow from the source region to the drain region in a VDMOS device is substantially perpendicular to the die surfaces. [0026]
  • FIG. 1 shows a semiconductor die package [0027] 100 according to an embodiment of the invention. The semiconductor die package 100 includes a semiconductor die 101 with a major surface 101(b) that is exposed through a molding material 103. The entire major surface 101(b) or a substantial portion of the major surface 101(b) may be exposed through the molding material 103. As shown, the upper surface of the molding material 103 can be co-planar with the major surface 101(b) of the semiconductor die 101. The major surface 101(b) may correspond to the drain region of a MOSFET (metal oxide semiconductor field effect transistor), and may also correspond to the second surface of the semiconductor die 101. The other side of the semiconductor die can be the first side of the semiconductor die 101. Source and gate contact regions of the MOSFET can be at the first side of the semiconductor die.
  • The molding material [0028] 103 may comprise any suitable material. Suitable molding materials include biphenyl based materials, and multi-functional cross-linked epoxy resin composite materials.
  • In the semiconductor die package [0029] 100, a number of source leads 107(a)-107(c) extend laterally away from the molding material 103. The various source leads 107(a)-107(c) can be part of a source lead structure that is partially covered by the molding material 103. A gate lead 105(a) extends laterally away from the molding material 103.
  • A number of dummy leads [0030] 102(a)-102(d) can also extend laterally away from the molding material 103. In this example, the dummy leads 102(a)-102(d) provide structural support for the semiconductor die package 100 and are not electrically connected to the semiconductor die 101. In other embodiments, one or more of the dummy leads 102(a)-102(d) could be source leads so that functional leads are on both sides of the semiconductor die package.
  • FIG. 2 shows a bottom view of a semiconductor die package [0031] 100 according to an embodiment of the invention. The semiconductor die package 100 includes a source lead structure 107 including a number of source leads 107(a)-107(c) that extend laterally away from a central region of the source lead structure 107. The central region is partially covered by the molding material 103. The central region includes a protruding region with a major surface 107(d), which is exposed through the bottom surface of the molding material 103. The major surface 107(d) can be coplanar with the bottom surface of the molding material 103.
  • FIG. 3 shows a semiconductor die [0032] 101 with an array of solder bumps 110 on the semiconductor die 101. One or more of the solder bumps 110 may constitute gate solder bumps and one or more of the solder bumps 110 may constitute source solder bumps. The semiconductor die 101 can include a vertical MOSFET with a source region and a gate region at a first surface 101(a), and a drain region at a second major surface 101(b). The solder bumps 110 may be on the first surface.
  • FIG. 4 shows a top perspective view of a lead frame structure including a source lead structure [0033] 107, a gate lead structure 105, and a dummy lead structure 102. The term “lead frame structure” can refer to a structure that is derived from a lead frame. Lead frames can be formed by, for example, a stamping process (known in the art). Lead frames can also be formed by etching a continuous conductive sheet to form a predetermined pattern. However, if stamping is used, the lead frame may originally be one of many lead frames in an array of lead frames that are connected together by tie-bars. During the process of making a semiconductor die package, the lead frame array may be cut to separate the lead frame from other lead frames. As a result of this cutting, portions of a lead frame structure in a final semiconductor die package such as a source lead and a gate lead may be electrically and mechanically uncoupled from each other. Thus, in embodiments of the invention, a lead frame structure in a semiconductor die package may be a continuous metallic structure or a discontinuous metallic structure.
  • The source lead structure [0034] 107 includes three source leads 107(a)-107(c). The gate lead structure 105 has one gate lead 105(a). The terminal portions of the source leads 107(a)-107(c) and the gate lead 105(a) can be co-planar and can be physically and electrically coupled to a circuit board (not shown) with solder. The dummy lead structure 102 has dummy leads 102(a)-102(d) that are not coupled to the source lead structure 107. However, the dummy leads 102(a)-102(d) could be coupled to the source lead structure in other embodiments.
  • FIG. 5 shows a bottom view of the lead frame structure shown in FIG. 4. In FIG. 5, a protruding portion that extends from a central region of the source lead structure [0035] 107 is more clearly shown. The protruding portion 190 includes a major surface 107(d).
  • In the embodiment shown in FIG. 5, the protruding portion [0036] 190 can be formed by partially-etching (e.g., half-etching) a lead frame. The partially etched lead frame allows a molding material to flow during molding. The partially etched area provides enough area for a mold compound to flow and hold the assembled die package in tact and protected after molding. Partial etching can be performed using photolithography and etching processes that are known in the art. For example, a patterned photoresist layer may be formed on desired areas of a lead frame. The lead frame can then be etched (using, for example, wet or dry etching) to a predetermined depth, so that the lead frame is partially etched in some regions.
  • FIGS. 6 and 7 show a semiconductor die [0037] 101 mounted on the source lead structure 107 with a source lead 107(c). As shown, the first surface 101(a) of the semiconductor die is proximate to the source lead structure 107, while the second, major surface 101(b) of the semiconductor die 101 is distal to it. A dummy lead 102(d) is also shown in FIG. 6. A gate lead 105(a) is shown in FIG. 7.
  • FIG. 8([0038] a) shows a semiconductor die package 200 according to another embodiment of the invention. The semiconductor die package 200 is similar to the previously described semiconductor die package 100, except that the semiconductor die package 200 shown in FIG. 8(a) includes a drain clip 118 including a plurality of drain leads 118(a)-118(d) that are interleaved between a plurality of dummy leads 102(a)-102(d). Both the drain leads 118(a)-118(d), and the dummy leads 102(a)-102(d) can all be mounted on a drain pad on a circuit board. Solder (not shown) can be used to attach the drain clip 118 to the backside of the semiconductor die.
  • FIG. 8([0039] b) shows a side, cross-sectional view of the semiconductor die package 200 shown in FIG. 8(a). The semiconductor die package 200 is mounted on a circuit substrate 130. The circuit substrate 130 may be a printed circuit board. Solder deposits 120, 122, and 128 may respectively couple a source lead, the protruding portion of a source lead structure, and a drain lead to the circuit substrate 130.
  • FIGS. [0040] 9(a) and 9(b) show a semiconductor die package 300 according to yet another embodiment of the invention. In this embodiment, a drain clip 138 including a flat major portion 138(b) and an elongated portion 138(a) is electrically coupled to the backside of a semiconductor die. As shown in FIG. 9(b), the elongated portion 138(a) of the drain clip 138 would be attached to a circuit substrate 130 using solder 133. As shown in FIG. 9(a), the drain clip 138 is between the sets of source leads 107(a)-107(c) and 107(d)-107(g) at opposite sides of the semiconductor die package 300. Solder 134 can be used to attach the protruding portion of a source lead structure to the circuit substrate 130. Solder 136 may also be used to attach the source leads 107(a)-107(c) to the circuit substrate 130. Solder 132 can be used to couple the gate lead 105(a) to the circuit substrate 130. The solder bumps may be formed using any suitable process including plating, ball attach, stenciling, etc.
  • Embodiments of the invention may also be used in RF VDMOS (vertical diffused metal oxide semiconductor) packages. Such die packages can be used in RF power applications and can include power transistors. The power transistors can be used in high output power applications (e.g., in the range of 80 to 100 Watts, or more). In some embodiments of the invention, the semiconductor dies include transistors that can be used as active devices in an RF power amplifier. Such amplifiers may operate at frequencies in a range from below 1 MHz to 2 GHz and above. [0041]
  • FIG. 10([0042] a) shows a side cross-sectional view of an exemplary embodiment. FIG. 10(a) shows an RF VDMOS semiconductor die 17 disposed between a drain clip 228 with drain leads and a source lead structure 19. Dummy leads 215 also extend laterally from the molding material 27 and are interspersed with the drain leads of the drain clip 228. A source lead structure 19 provides source current to a source region in a MOSFET in the semiconductor die 17.
  • Referring to FIG. 10([0043] b), a gate lead structure with a gate lead 21 provides gate current to a gate region in a MOSFET in the semiconductor die 17. Solder bumps 29 are also shown in FIG. 10(b).
  • Referring again to FIG. 10([0044] a), a molding material 27 can encapsulate the semiconductor die 17. As in prior embodiments, a major surface 19(a) of a protruding portion of the source lead structure 19 may be exposed through the molding material 27.
  • A dielectric coating [0045] 31 can be on the drain clip 228. The dielectric coating 31 can be formed in any suitable manner using any suitable dielectric material. For example, the dielectric coating 31 can include a dielectric coating comprising, for example, polyimide or benzcyclobutane (BCB). Of course, a similar or different dielectric coating could be used in the same manner in any of the previously described or shown die package embodiments. The dielectric coating 31 can prevent shorts or potential electrocution during rework, without affecting the heat dissipation properties of the semiconductor die package.
  • As shown in FIG. 10([0046] a), a matching network 13 is coupled to the source lead structure 19. In some embodiments, the matching network 13 may include semiconductor die capacitors (silicon MOS capacitors). These capacitors can be used to tune either or both of the input and/or output terminals of the power transistor. The MOS capacitors can be coupled to the transistor terminals using parallel small diameter wires so that the capacitance and inductance can be adjusted to specifically match the input and/or output signal of the power transistor to an amplifier circuit. Matching networks are well known in the art.
  • The semiconductor die packages according to embodiments of the invention can be made in any suitable manner. In some embodiments, the semiconductor die packages can be made using flip chip technology. First, a solder bump array may be formed on a semiconductor die as shown in FIG. 3. The solder bumps may be formed using any suitable process including plating, ball attach, stencil paste printing, pick and place process, etc. A reflow process can be performed after solder is deposited on the semiconductor die. [0047]
  • Second, before or after forming a semiconductor die with solder bumps, a lead frame structure with a large downset (the downset can depend on the thickness of the package) and a protruding region that is partially-etched is formed. The design of the lead frame structure can be such that the backside of the semiconductor die and the major surface of the source lead structure are exposed through the major exterior surfaces of the molding material in the semiconductor die package. Typical lead frame structures are shown in FIGS. 4 and 5. Processes for forming the lead frame structures shown in FIGS. 4 and 5 are described above. [0048]
  • Third, the bumped semiconductor die is flipped over and is mounted to the lead frame structure. A reflow process may be performed and the semiconductor die, the source lead structure, and the gate lead structure are then coupled together via solder. This is shown in FIGS. 6 and 7. [0049]
  • Fourth, the structures shown in FIGS. 6 and 7 can be placed within a mold cavity so that the molding material can be molded around portions of the semiconductor die, the source lead structure, and the gate lead structure. FIGS. 1 and 2 show the semiconductor die after a molding process is performed with a molding material. [0050]
  • In some embodiments, a tape assisted molding process can be used to mold the molding the molding material around the semiconductor die, the gate lead structure, and the source lead structure. For example, a tape can be placed against the backside of the semiconductor die in the package precursor shown in FIG. 6. Then, the combination can be placed in a molding cavity where a molding material is introduced. The molding material does not is molded around the semiconductor die, the gate lead structure, and the source lead structure. Excess molding material is removed from the major surface of the protruding portion of the source lead structure. Dejunk and deflash processes (known in the art) can be used to remove excess molding material. The tape can be removed from the backside of the semiconductor die to thereby expose the backside of the die through the molded molding material. [0051]
  • Then, if desired, a drain clip can be attached to the backside of the semiconductor die. A drain clip such as the one shown in FIGS. [0052] 8(a)-8(b) could be attached to the semiconductor die. Alternatively, a drain clip such as the one shown in FIGS. 9(a)-9(b) could be attached to the semiconductor die. The drain clip can serve as a heat sink. Alternatively or additionally, a separate heat sink could be attached to the drain clip to facilitate further heat dissipation.
  • After a drain clip is attached to the backside of the semiconductor die, the resulting semiconductor die package may be mounted on a circuit substrate such as a printed circuit board (PCB). The drain clip can be connected to the drain region in the semiconductor die. The drain clip can be extended to connect to the heat sink of the PCB. These general assemblies are shown in FIGS. [0053] 8(b) and 9(b).
  • The terms and expressions which have been employed herein are used as terms of description and not of limitation, and there is no intention in the use of such terms and expressions of excluding equivalents of the features shown and described, or portions thereof, it being recognized that various modifications are possible within the scope of the invention claimed. Moreover, one or more features of any embodiment may be combined with one or more features of any other specifically described embodiment without departing from the scope of the invention. [0054]

Claims (15)

    What is claimed is:
  1. 1. A semiconductor die package comprising:
    (a) a semiconductor die including a first surface and a second surface;
    (b) a source lead structure including protruding region having a major surface, the source lead structure being coupled to the first surface;
    (c) a gate lead structure being coupled to the first surface; and
    (d) a molding material around the source lead structure and the semiconductor die, wherein the molding material exposes the second surface of the semiconductor die and the major surface of the source lead structure.
  2. 2. The semiconductor die package of claim 1 further comprising a drain clip coupled to a drain region in the semiconductor die, the drain clip having a plurality of drain leads.
  3. 3. The semiconductor die package of claim 1 wherein the source lead structure includes a plurality of source leads, the plurality of source leads extending laterally away from the molding material.
  4. 4. The semiconductor die package of claim 1 wherein the semiconductor die includes a source region and a gate region at the first surface, and a drain region at the second surface, and wherein the gate region is in the form of a trenched gate.
  5. 5. The semiconductor die package of claim 1 wherein the source lead structure includes a plurality of source leads, the plurality of source leads extending laterally away from the molding material, and wherein the semiconductor die package further includes a drain clip coupled to the drain region of the semiconductor die, the drain clip having an elongated portion that is substantially coplanar with portions of the source leads.
  6. 6. The semiconductor die package of claim 1 further comprising a drain clip coupled to a drain region in the semiconductor die.
  7. 7. The semiconductor die package of claim 1 further comprising a drain clip coupled to a drain region in the semiconductor die, and a dielectric layer on the drain clip.
  8. 8. The semiconductor die package of claim 1 wherein the semiconductor die comprises a vertical MOSFET including a source region and a gate region at the first surface and a drain region at the second surface.
  9. 9. A semiconductor die package comprising:
    a) a semiconductor die comprising an RF VDMOS transistor including a source region, a gate region, and a drain region;
    b) a source lead structure including a protruding portion having a major surface, and a plurality of leads extending laterally away from the protruding region, wherein the source lead structure is coupled to the source region of the semiconductor die;
    c) a gate lead structure coupled to the gate region of the semiconductor die; and
    d) a molding material covering at least a portion of the source lead structure, the gate lead structure and the semiconductor die,
    wherein the major surface of the protruding portion is exposed through the molding material.
  10. 10. An assembly including:
    the semiconductor die package of claim 9; and
    a matching network electrically coupled to the source lead structure.
  11. 11. The semiconductor die package of claim 9 further comprising a drain clip coupled to the drain region.
  12. 12. The semiconductor die package of claim 11 further comprising a dielectric layer on the drain clip, wherein the dielectric layer is on a side opposite the semiconductor die.
  13. 13. The semiconductor die package of claim 11 further comprising a heat sink attached to the drain clip.
  14. 14. A method for forming a semiconductor die package, the method comprising:
    (a) attaching a semiconductor die including a first surface and a second surface, and solder on the first surface to a lead frame structure including a source lead structure having a protruding portion with a major surface, and a gate lead structure; and
    (b) molding a molding material around the semiconductor die and the source and the gate lead structures, wherein the second surface of the semiconductor die and the major surface of the source lead structure are exposed through the molding material.
  15. 15. The method of claim 14 wherein the semiconductor die comprises a vertical power MOSFET.
US10271654 2001-10-22 2002-10-15 Thin, thermally enhanced flip chip in a leaded molded package Active US6891256B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US34926001 true 2001-10-22 2001-10-22
US35264202 true 2002-01-29 2002-01-29
US10271654 US6891256B2 (en) 2001-10-22 2002-10-15 Thin, thermally enhanced flip chip in a leaded molded package

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US10271654 US6891256B2 (en) 2001-10-22 2002-10-15 Thin, thermally enhanced flip chip in a leaded molded package
JP2003539102A JP4559076B2 (en) 2001-10-22 2002-10-21 And a method of forming a semiconductor die package
CN 02825622 CN100336216C (en) 2001-10-22 2002-10-21 Thin thermally enhanced flip chip in a leaded molded package and package method thereof
PCT/US2002/033903 WO2003036717A1 (en) 2001-10-22 2002-10-21 Thin thermally enhanced flip chip in a leaded molded package
US11048314 US7332806B2 (en) 2001-10-22 2005-01-31 Thin, thermally enhanced molded package with leadframe having protruding region
US11961589 US7821124B2 (en) 2001-10-22 2007-12-20 Thin, thermally enhanced flip chip in a leaded molded package

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11048314 Continuation US7332806B2 (en) 2001-10-22 2005-01-31 Thin, thermally enhanced molded package with leadframe having protruding region

Publications (2)

Publication Number Publication Date
US20030075786A1 true true US20030075786A1 (en) 2003-04-24
US6891256B2 US6891256B2 (en) 2005-05-10

Family

ID=27402397

Family Applications (3)

Application Number Title Priority Date Filing Date
US10271654 Active US6891256B2 (en) 2001-10-22 2002-10-15 Thin, thermally enhanced flip chip in a leaded molded package
US11048314 Active 2023-10-25 US7332806B2 (en) 2001-10-22 2005-01-31 Thin, thermally enhanced molded package with leadframe having protruding region
US11961589 Active 2023-01-24 US7821124B2 (en) 2001-10-22 2007-12-20 Thin, thermally enhanced flip chip in a leaded molded package

Family Applications After (2)

Application Number Title Priority Date Filing Date
US11048314 Active 2023-10-25 US7332806B2 (en) 2001-10-22 2005-01-31 Thin, thermally enhanced molded package with leadframe having protruding region
US11961589 Active 2023-01-24 US7821124B2 (en) 2001-10-22 2007-12-20 Thin, thermally enhanced flip chip in a leaded molded package

Country Status (4)

Country Link
US (3) US6891256B2 (en)
JP (1) JP4559076B2 (en)
CN (1) CN100336216C (en)
WO (1) WO2003036717A1 (en)

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020066950A1 (en) * 2000-12-04 2002-06-06 Fairchild Semiconductor Corporation Flip chip in leaded molded package with two dies
US20030193080A1 (en) * 2002-04-16 2003-10-16 Cabahug Elsie Agdon Robust leaded molded packages and methods for forming the same
US20040157372A1 (en) * 2003-02-11 2004-08-12 Manatad Romel N. Alternative flip chip in leaded molded package design and method for manufacture
US20040201081A1 (en) * 2003-04-11 2004-10-14 Rajeev Joshi Lead frame structure with aperture or groove for flip chip in a leaded molded package
US20040241977A1 (en) * 2000-12-04 2004-12-02 Fairchild Semiconductor Corporation Passivation scheme for bumped wafers
US6953998B2 (en) 2001-02-01 2005-10-11 Fairchild Semiconductor Unmolded package for a semiconductor device
US20060038265A1 (en) * 2004-08-17 2006-02-23 Oberlin Gary E Multi-path bar bond connector for an integrated circuit assembly
US20060151861A1 (en) * 2005-01-13 2006-07-13 Noquil Jonathan A Method to manufacture a universal footprint for a package with exposed chip
US20060255455A1 (en) * 2005-05-13 2006-11-16 Stmicroelectronics, Inc. Reliability and improved frequency response package for extremely high power density transistors
US7166496B1 (en) 2005-08-17 2007-01-23 Ciclon Semiconductor Device Corp. Method of making a packaged semiconductor device
US20070045785A1 (en) * 2005-08-30 2007-03-01 Noquil Jonathan A Reversible-multiple footprint package and method of manufacturing
US20070085204A1 (en) * 2005-10-19 2007-04-19 Cicion Semiconductor Device Corp. Chip scale power LDMOS device
US20070155058A1 (en) * 2006-01-05 2007-07-05 Jereza Armand Vincent C Clipless and wireless semiconductor die package and method for making the same
US20070200250A1 (en) * 2004-08-24 2007-08-30 Infineon Technologies Ag Semiconductor Device with a Semiconductor Chip Using Lead Technology and Method of Manufacturing the Same
US20070215939A1 (en) * 2006-03-14 2007-09-20 Shuming Xu Quasi-vertical LDMOS device having closed cell layout
US20070249092A1 (en) * 2006-04-24 2007-10-25 Rajeev Joshi Semiconductor die package including multiple dies and a common node structure
US20080036078A1 (en) * 2006-08-14 2008-02-14 Ciclon Semiconductor Device Corp. Wirebond-less semiconductor package
US20080054438A1 (en) * 2006-08-30 2008-03-06 Semiconductor Components Industries, Llc Semiconductor package structure having multiple heat dissipation paths and method of manufacture
US20080173991A1 (en) * 2007-01-24 2008-07-24 Erwin Victor Cruz Pre-molded clip structure
JP2008545274A (en) * 2005-06-30 2008-12-11 フェアチャイルド セミコンダクター コーポレイション The semiconductor die package and a method of manufacturing the same
US20090174048A1 (en) * 2008-01-09 2009-07-09 Yong Liu Die package including substrate with molded device
US20090218666A1 (en) * 2008-02-28 2009-09-03 Yang Gwi-Gyeon Power device package and method of fabricating the same
US20090230536A1 (en) * 2008-03-12 2009-09-17 Yong Liu Semiconductor die package including multiple semiconductor dice
US20090243079A1 (en) * 2008-03-31 2009-10-01 Lim Seung-Won Semiconductor device package
US20100078784A1 (en) * 2008-09-30 2010-04-01 Infineon Technologies Ag Device including a power semiconductor chip
US7737548B2 (en) 2007-08-29 2010-06-15 Fairchild Semiconductor Corporation Semiconductor die package including heat sinks
US20100176508A1 (en) * 2009-01-12 2010-07-15 Ciclon Semiconductor Device Corp. Semiconductor device package and method of assembly thereof
US20120206888A1 (en) * 2009-08-05 2012-08-16 Continental Teves Ag & Co. Ohg Sensor arrangement and chip comprising additional fixing pins
US20120286410A1 (en) * 2010-11-12 2012-11-15 Nxp B.V. Semiconductor device packaging method and semiconductor device package
US9472538B2 (en) 2013-07-04 2016-10-18 Mitsubishi Electric Corporation Semiconductor device manufacturing method and semiconductor device

Families Citing this family (85)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002512436A (en) * 1998-02-06 2002-04-23 シェルケース リミティド Integrated circuit device
EP1356718A4 (en) * 2000-12-21 2009-12-02 Tessera Tech Hungary Kft Packaged integrated circuits and methods of producing thereof
US6777786B2 (en) * 2001-03-12 2004-08-17 Fairchild Semiconductor Corporation Semiconductor device including stacked dies mounted on a leadframe
US6891256B2 (en) * 2001-10-22 2005-05-10 Fairchild Semiconductor Corporation Thin, thermally enhanced flip chip in a leaded molded package
JP3759131B2 (en) 2003-07-31 2006-03-22 Necエレクトロニクス株式会社 The manufacturing method and leadless package type semiconductor device
JP4628687B2 (en) * 2004-03-09 2011-02-09 ルネサスエレクトロニクス株式会社 Semiconductor device
US7196313B2 (en) * 2004-04-02 2007-03-27 Fairchild Semiconductor Corporation Surface mount multi-channel optocoupler
JP4401253B2 (en) * 2004-06-30 2010-01-20 Necエレクトロニクス株式会社 Package electronic components and semiconductor device using the same
US7759775B2 (en) * 2004-07-20 2010-07-20 Alpha And Omega Semiconductor Incorporated High current semiconductor power device SOIC package
US7117467B2 (en) * 2004-08-16 2006-10-03 Lsi Logic Corporation Methods for optimizing package and silicon co-design of integrated circuit
US7598600B2 (en) * 2005-03-30 2009-10-06 Stats Chippac Ltd. Stackable power semiconductor package system
US7557432B2 (en) * 2005-03-30 2009-07-07 Stats Chippac Ltd. Thermally enhanced power semiconductor package system
US7566853B2 (en) * 2005-08-12 2009-07-28 Tessera, Inc. Image sensor employing a plurality of photodetector arrays and/or rear-illuminated architecture
US7439100B2 (en) * 2005-08-18 2008-10-21 Semiconductor Components Industries, L.L.C. Encapsulated chip scale package having flip-chip on lead frame structure and method
US7786558B2 (en) * 2005-10-20 2010-08-31 Infineon Technologies Ag Semiconductor component and methods to produce a semiconductor component
US7285849B2 (en) * 2005-11-18 2007-10-23 Fairchild Semiconductor Corporation Semiconductor die package using leadframe and clip and method of manufacturing
US20070132073A1 (en) * 2005-12-09 2007-06-14 Tiong Toong T Device and method for assembling a top and bottom exposed packaged semiconductor
US7576429B2 (en) * 2005-12-30 2009-08-18 Fairchild Semiconductor Corporation Packaged semiconductor device with dual exposed surfaces and method of manufacturing
US20070164428A1 (en) * 2006-01-18 2007-07-19 Alan Elbanhawy High power module with open frame package
US7868432B2 (en) * 2006-02-13 2011-01-11 Fairchild Semiconductor Corporation Multi-chip module for battery power control
US7663212B2 (en) * 2006-03-21 2010-02-16 Infineon Technologies Ag Electronic component having exposed surfaces
US7768075B2 (en) * 2006-04-06 2010-08-03 Fairchild Semiconductor Corporation Semiconductor die packages using thin dies and metal substrates
US7541681B2 (en) * 2006-05-04 2009-06-02 Infineon Technologies Ag Interconnection structure, electronic component and method of manufacturing the same
US7812437B2 (en) * 2006-05-19 2010-10-12 Fairchild Semiconductor Corporation Flip chip MLP with folded heat sink
US7656024B2 (en) * 2006-06-30 2010-02-02 Fairchild Semiconductor Corporation Chip module for complete power train
CN100490138C (en) 2006-08-07 2009-05-20 南茂科技股份有限公司;百慕达南茂科技股份有限公司 Semiconductor encapsulation structure for improving wafer shift upon pressing
US7564124B2 (en) * 2006-08-29 2009-07-21 Fairchild Semiconductor Corporation Semiconductor die package including stacked dice and heat sink structures
US7807508B2 (en) * 2006-10-31 2010-10-05 Tessera Technologies Hungary Kft. Wafer-level fabrication of lidded chips with electrodeposited dielectric coating
US7821116B2 (en) * 2007-02-05 2010-10-26 Fairchild Semiconductor Corporation Semiconductor die package including leadframe with die attach pad with folded edge
KR101391925B1 (en) * 2007-02-28 2014-05-07 페어차일드코리아반도체 주식회사 The semiconductor package and a semiconductor package, a mold for manufacturing the same
KR101489325B1 (en) * 2007-03-12 2015-02-06 페어차일드코리아반도체 주식회사 Power module with stacked flip-chip and method of fabricating the same power module
US8120161B2 (en) * 2007-04-10 2012-02-21 Infineon Technologies Ag Semiconductor module including semiconductor chips coupled to external contact elements
US7659531B2 (en) * 2007-04-13 2010-02-09 Fairchild Semiconductor Corporation Optical coupler package
US7683463B2 (en) * 2007-04-19 2010-03-23 Fairchild Semiconductor Corporation Etched leadframe structure including recesses
US8148825B2 (en) * 2007-06-05 2012-04-03 Stats Chippac Ltd. Integrated circuit package system with leadfinger
US20090057852A1 (en) * 2007-08-27 2009-03-05 Madrid Ruben P Thermally enhanced thin semiconductor package
US7902657B2 (en) * 2007-08-28 2011-03-08 Fairchild Semiconductor Corporation Self locking and aligning clip structure for semiconductor die package
US20090057855A1 (en) * 2007-08-30 2009-03-05 Maria Clemens Quinones Semiconductor die package including stand off structures
JP5025394B2 (en) * 2007-09-13 2012-09-12 株式会社東芝 Semiconductor device and manufacturing method thereof
US8140310B2 (en) * 2007-11-01 2012-03-20 Schlumberger Technology Corporation Reservoir fracture simulation
US7589338B2 (en) * 2007-11-30 2009-09-15 Fairchild Semiconductor Corporation Semiconductor die packages suitable for optoelectronic applications having clip attach structures for angled mounting of dice
US20090140266A1 (en) * 2007-11-30 2009-06-04 Yong Liu Package including oriented devices
KR20090062612A (en) * 2007-12-13 2009-06-17 페어차일드코리아반도체 주식회사 Multi chip package
US7781872B2 (en) * 2007-12-19 2010-08-24 Fairchild Semiconductor Corporation Package with multiple dies
US20090166826A1 (en) * 2007-12-27 2009-07-02 Janducayan Omar A Lead frame die attach paddles with sloped walls and backside grooves suitable for leadless packages
US7800219B2 (en) * 2008-01-02 2010-09-21 Fairchild Semiconductor Corporation High-power semiconductor die packages with integrated heat-sink capability and methods of manufacturing the same
US7791084B2 (en) 2008-01-09 2010-09-07 Fairchild Semiconductor Corporation Package with overlapping devices
US7626249B2 (en) * 2008-01-10 2009-12-01 Fairchild Semiconductor Corporation Flex clip connector for semiconductor device
US20090179315A1 (en) * 2008-01-14 2009-07-16 Armand Vincent Jereza Semiconductor Die Packages Having Solder-free Connections, Systems Using the Same, and Methods of Making the Same
US20090194857A1 (en) * 2008-02-01 2009-08-06 Yong Liu Thin Compact Semiconductor Die Packages Suitable for Smart-Power Modules, Methods of Making the Same, and Systems Using the Same
US20090194856A1 (en) * 2008-02-06 2009-08-06 Gomez Jocel P Molded package assembly
US7768108B2 (en) * 2008-03-12 2010-08-03 Fairchild Semiconductor Corporation Semiconductor die package including embedded flip chip
DE112009000447B4 (en) * 2008-04-09 2016-07-14 Fuji Electric Co., Ltd. Semiconductor device and process for their preparation
US20090278241A1 (en) * 2008-05-08 2009-11-12 Yong Liu Semiconductor die package including die stacked on premolded substrate including die
WO2010004609A1 (en) * 2008-07-07 2010-01-14 三菱電機株式会社 Power semiconductor device
US20100103622A1 (en) * 2008-10-24 2010-04-29 Keihin Corporation Electronic control device
US7898067B2 (en) * 2008-10-31 2011-03-01 Fairchild Semiconductor Corporaton Pre-molded, clip-bonded multi-die semiconductor package
US8188587B2 (en) * 2008-11-06 2012-05-29 Fairchild Semiconductor Corporation Semiconductor die package including lead with end portion
US8193618B2 (en) 2008-12-12 2012-06-05 Fairchild Semiconductor Corporation Semiconductor die package with clip interconnection
US8106501B2 (en) * 2008-12-12 2012-01-31 Fairchild Semiconductor Corporation Semiconductor die package including low stress configuration
US7816784B2 (en) * 2008-12-17 2010-10-19 Fairchild Semiconductor Corporation Power quad flat no-lead semiconductor die packages with isolated heat sink for high-voltage, high-power applications, systems using the same, and methods of making the same
DE202009000615U1 (en) * 2009-01-15 2010-05-27 Danfoss Silicon Power Gmbh Shape Measure Enver Encapsulated power semiconductor element
US7973393B2 (en) * 2009-02-04 2011-07-05 Fairchild Semiconductor Corporation Stacked micro optocouplers and methods of making the same
US8222718B2 (en) * 2009-02-05 2012-07-17 Fairchild Semiconductor Corporation Semiconductor die package and method for making the same
JP5139383B2 (en) * 2009-08-25 2013-02-06 ルネサスエレクトロニクス株式会社 A method of manufacturing a semiconductor device
US9093433B2 (en) * 2010-11-18 2015-07-28 Microchip Technology Incorporated Using bump bonding to distribute current flow on a semiconductor power device
CN102744488A (en) * 2011-04-22 2012-10-24 鸿富锦精密工业(深圳)有限公司 Welding assisting device
US8421204B2 (en) 2011-05-18 2013-04-16 Fairchild Semiconductor Corporation Embedded semiconductor power modules and packages
US8436429B2 (en) * 2011-05-29 2013-05-07 Alpha & Omega Semiconductor, Inc. Stacked power semiconductor device using dual lead frame and manufacturing method
JP5387620B2 (en) * 2011-05-31 2014-01-15 株式会社安川電機 Method of manufacturing a power converter, a semiconductor device and a power conversion device
CN102522340A (en) * 2011-12-21 2012-06-27 杭州士兰集成电路有限公司 Method for installing cooling fin of high-power module
US8790964B2 (en) 2012-06-29 2014-07-29 Freescale Semiconductor, Inc. Power transistor with heat dissipation and method therefor
US9576884B2 (en) 2013-03-09 2017-02-21 Adventive Ipbank Low profile leaded semiconductor package
US9576932B2 (en) * 2013-03-09 2017-02-21 Adventive Ipbank Universal surface-mount semiconductor package
US9620439B2 (en) 2013-03-09 2017-04-11 Adventive Ipbank Low-profile footed power package
US9589929B2 (en) * 2013-03-14 2017-03-07 Vishay-Siliconix Method for fabricating stack die package
US9966330B2 (en) 2013-03-14 2018-05-08 Vishay-Siliconix Stack die package
US9536800B2 (en) 2013-12-07 2017-01-03 Fairchild Semiconductor Corporation Packaged semiconductor devices and methods of manufacturing
US9355942B2 (en) * 2014-05-15 2016-05-31 Texas Instruments Incorporated Gang clips having distributed-function tie bars
US9209116B1 (en) * 2014-05-23 2015-12-08 Infineon Technologies Ag Semiconductor device package having asymmetric chip mounting area and lead widths
US9379193B2 (en) 2014-08-07 2016-06-28 Semiconductor Components Industries, Llc Semiconductor package for a lateral device and related methods
CN107112317A (en) * 2014-12-24 2017-08-29 日本精工株式会社 Power semiconductor module and electric power steering device employing same
CN104600050B (en) * 2014-12-31 2018-07-27 杰群电子科技(东莞)有限公司 Species lead frame and the chip package
JP2016213346A (en) * 2015-05-11 2016-12-15 株式会社デンソー Semiconductor device
JP2017139290A (en) * 2016-02-02 2017-08-10 エスアイアイ・セミコンダクタ株式会社 Resin-sealed semiconductor device

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5319242A (en) * 1992-03-18 1994-06-07 Motorola, Inc. Semiconductor package having an exposed die surface
US5841197A (en) * 1994-11-18 1998-11-24 Adamic, Jr.; Fred W. Inverted dielectric isolation process
US6133634A (en) * 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6255722B1 (en) * 1998-06-11 2001-07-03 International Rectifier Corp. High current capacity semiconductor device housing
US6469384B2 (en) * 2001-02-01 2002-10-22 Fairchild Semiconductor Corporation Unmolded package for a semiconductor device
US6476481B2 (en) * 1998-05-05 2002-11-05 International Rectifier Corporation High current capacity semiconductor device package and lead frame with large area connection posts and modified outline
US6569764B1 (en) * 1999-08-25 2003-05-27 Hitachi, Ltd. Method of manufacturing a semiconductor package by attaching a lead frame to a semiconductor chip via projecting electrodes and an insulating sheet of resin material

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6242800B1 (en) * 1997-03-12 2001-06-05 International Rectifier Corp. Heat dissipating device package
US6124729A (en) * 1998-02-27 2000-09-26 Micron Technology, Inc. Field programmable logic arrays with vertical transistors
JP4260263B2 (en) * 1999-01-28 2009-04-30 株式会社ルネサステクノロジ Semiconductor device
JP2001127284A (en) * 1999-10-26 2001-05-11 Hitachi Ltd Method of manufacturing semiconductor device
US6720642B1 (en) * 1999-12-16 2004-04-13 Fairchild Semiconductor Corporation Flip chip in leaded molded package and method of manufacture thereof
US6624522B2 (en) * 2000-04-04 2003-09-23 International Rectifier Corporation Chip scale surface mounted device and process of manufacture
US6753605B2 (en) 2000-12-04 2004-06-22 Fairchild Semiconductor Corporation Passivation scheme for bumped wafers
US6798044B2 (en) 2000-12-04 2004-09-28 Fairchild Semiconductor Corporation Flip chip in leaded molded package with two dies
US6777786B2 (en) * 2001-03-12 2004-08-17 Fairchild Semiconductor Corporation Semiconductor device including stacked dies mounted on a leadframe
KR100418567B1 (en) * 2001-06-14 2004-02-11 주식회사 하이닉스반도체 2-input NOR Gate comprising NMOS tansistor and PMOS transistor formed on different semiconductor layers
US6683375B2 (en) 2001-06-15 2004-01-27 Fairchild Semiconductor Corporation Semiconductor die including conductive columns
US6891256B2 (en) 2001-10-22 2005-05-10 Fairchild Semiconductor Corporation Thin, thermally enhanced flip chip in a leaded molded package
JP2003224239A (en) * 2002-01-29 2003-08-08 Sanyo Electric Co Ltd Semiconductor device and its manufacturing method
US6777800B2 (en) * 2002-09-30 2004-08-17 Fairchild Semiconductor Corporation Semiconductor die package including drain clip
US6943434B2 (en) * 2002-10-03 2005-09-13 Fairchild Semiconductor Corporation Method for maintaining solder thickness in flipchip attach packaging processes

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5319242A (en) * 1992-03-18 1994-06-07 Motorola, Inc. Semiconductor package having an exposed die surface
US5841197A (en) * 1994-11-18 1998-11-24 Adamic, Jr.; Fred W. Inverted dielectric isolation process
US6476481B2 (en) * 1998-05-05 2002-11-05 International Rectifier Corporation High current capacity semiconductor device package and lead frame with large area connection posts and modified outline
US6255722B1 (en) * 1998-06-11 2001-07-03 International Rectifier Corp. High current capacity semiconductor device housing
US6143981A (en) * 1998-06-24 2000-11-07 Amkor Technology, Inc. Plastic integrated circuit package and method and leadframe for making the package
US6133634A (en) * 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
US6489678B1 (en) * 1998-08-05 2002-12-03 Fairchild Semiconductor Corporation High performance multi-chip flip chip package
US6569764B1 (en) * 1999-08-25 2003-05-27 Hitachi, Ltd. Method of manufacturing a semiconductor package by attaching a lead frame to a semiconductor chip via projecting electrodes and an insulating sheet of resin material
US6469384B2 (en) * 2001-02-01 2002-10-22 Fairchild Semiconductor Corporation Unmolded package for a semiconductor device

Cited By (76)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020066950A1 (en) * 2000-12-04 2002-06-06 Fairchild Semiconductor Corporation Flip chip in leaded molded package with two dies
US7008868B2 (en) 2000-12-04 2006-03-07 Fairchild Semiconductor Corporation Passivation scheme for bumped wafers
US6798044B2 (en) 2000-12-04 2004-09-28 Fairchild Semiconductor Corporation Flip chip in leaded molded package with two dies
US20040201086A1 (en) * 2000-12-04 2004-10-14 Fairchild Semiconductor Corporation Flip chip in leaded molded package with two dies
US20040241977A1 (en) * 2000-12-04 2004-12-02 Fairchild Semiconductor Corporation Passivation scheme for bumped wafers
US6953998B2 (en) 2001-02-01 2005-10-11 Fairchild Semiconductor Unmolded package for a semiconductor device
US20050280161A1 (en) * 2001-02-01 2005-12-22 Rajeev Joshi Unmolded package for a semiconductor device
US7393718B2 (en) 2001-02-01 2008-07-01 Fairchild Semiconductor Corporation Unmolded package for a semiconductor device
US20060231933A1 (en) * 2002-04-16 2006-10-19 Cabahug Elsie A Robust leaded molded packages and methods for forming the same
US7560311B2 (en) 2002-04-16 2009-07-14 Fairchild Semiconductor Corporation Robust leaded molded packages and methods for forming the same
US20090236714A1 (en) * 2002-04-16 2009-09-24 Elsie Agdon Cabahug Robust leaded molded packages and methods for forming the same
US7906837B2 (en) 2002-04-16 2011-03-15 Fairchild Semiconductor Corporation Robust leaded molded packages and methods for forming the same
US20030193080A1 (en) * 2002-04-16 2003-10-16 Cabahug Elsie Agdon Robust leaded molded packages and methods for forming the same
US7122884B2 (en) * 2002-04-16 2006-10-17 Fairchild Semiconductor Corporation Robust leaded molded packages and methods for forming the same
US7586178B2 (en) 2003-02-11 2009-09-08 Fairchild Semiconductor Corporation Alternative flip chip in leaded molded package design and method for manufacture
US20040157372A1 (en) * 2003-02-11 2004-08-12 Manatad Romel N. Alternative flip chip in leaded molded package design and method for manufacture
US7217594B2 (en) * 2003-02-11 2007-05-15 Fairchild Semiconductor Corporation Alternative flip chip in leaded molded package design and method for manufacture
US20070241431A1 (en) * 2003-02-11 2007-10-18 Manatad Romel N Alternative flip chip in leaded molded package design and method for manufacture
US6867481B2 (en) 2003-04-11 2005-03-15 Fairchild Semiconductor Corporation Lead frame structure with aperture or groove for flip chip in a leaded molded package
US20060284291A1 (en) * 2003-04-11 2006-12-21 Rajeev Joshi Lead frame structure with aperture or groove for flip chip in a leaded molded package
US20040201081A1 (en) * 2003-04-11 2004-10-14 Rajeev Joshi Lead frame structure with aperture or groove for flip chip in a leaded molded package
US7081666B2 (en) 2003-04-11 2006-07-25 Fairchild Semiconductor Corporation Lead frame structure with aperture or groove for flip chip in a leaded molded package
US20050133893A1 (en) * 2003-04-11 2005-06-23 Rajeev Joshi Lead frame structure with aperture or groove for flip chip in a leaded molded package
US7525179B2 (en) 2003-04-11 2009-04-28 Fairchild Semiconductor Corporation Lead frame structure with aperture or groove for flip chip in a leaded molded package
US20060038265A1 (en) * 2004-08-17 2006-02-23 Oberlin Gary E Multi-path bar bond connector for an integrated circuit assembly
US7038308B2 (en) * 2004-08-17 2006-05-02 Delphi Technologies, Inc. Multi-path bar bond connector for an integrated circuit assembly
US7656033B2 (en) * 2004-08-24 2010-02-02 Infineon Technologies Ag Semiconductor device with a semiconductor chip using lead technology and method of manufacturing the same
US20070200250A1 (en) * 2004-08-24 2007-08-30 Infineon Technologies Ag Semiconductor Device with a Semiconductor Chip Using Lead Technology and Method of Manufacturing the Same
US7256479B2 (en) 2005-01-13 2007-08-14 Fairchild Semiconductor Corporation Method to manufacture a universal footprint for a package with exposed chip
US20060151861A1 (en) * 2005-01-13 2006-07-13 Noquil Jonathan A Method to manufacture a universal footprint for a package with exposed chip
US20060255455A1 (en) * 2005-05-13 2006-11-16 Stmicroelectronics, Inc. Reliability and improved frequency response package for extremely high power density transistors
US8664752B2 (en) 2005-06-30 2014-03-04 Fairchild Semiconductor Corporation Semiconductor die package and method for making the same
JP2008545274A (en) * 2005-06-30 2008-12-11 フェアチャイルド セミコンダクター コーポレイション The semiconductor die package and a method of manufacturing the same
US8183088B2 (en) 2005-06-30 2012-05-22 Fairchild Semiconductor Corporation Semiconductor die package and method for making the same
US20100258925A1 (en) * 2005-06-30 2010-10-14 Oseob Jeon Semiconductor die package and method for making the same
US7166496B1 (en) 2005-08-17 2007-01-23 Ciclon Semiconductor Device Corp. Method of making a packaged semiconductor device
US7504733B2 (en) 2005-08-17 2009-03-17 Ciclon Semiconductor Device Corp. Semiconductor die package
US20070045785A1 (en) * 2005-08-30 2007-03-01 Noquil Jonathan A Reversible-multiple footprint package and method of manufacturing
US7560808B2 (en) 2005-10-19 2009-07-14 Texas Instruments Incorporated Chip scale power LDMOS device
US20070085204A1 (en) * 2005-10-19 2007-04-19 Cicion Semiconductor Device Corp. Chip scale power LDMOS device
US7371616B2 (en) 2006-01-05 2008-05-13 Fairchild Semiconductor Corporation Clipless and wireless semiconductor die package and method for making the same
US20070155058A1 (en) * 2006-01-05 2007-07-05 Jereza Armand Vincent C Clipless and wireless semiconductor die package and method for making the same
US20070215939A1 (en) * 2006-03-14 2007-09-20 Shuming Xu Quasi-vertical LDMOS device having closed cell layout
US7446375B2 (en) 2006-03-14 2008-11-04 Ciclon Semiconductor Device Corp. Quasi-vertical LDMOS device having closed cell layout
US7618896B2 (en) 2006-04-24 2009-11-17 Fairchild Semiconductor Corporation Semiconductor die package including multiple dies and a common node structure
US8212361B2 (en) 2006-04-24 2012-07-03 Fairchild Semiconductor Corporation Semiconductor die package including multiple dies and a common node structure
US20070249092A1 (en) * 2006-04-24 2007-10-25 Rajeev Joshi Semiconductor die package including multiple dies and a common node structure
US8304903B2 (en) 2006-08-14 2012-11-06 Texas Instruments Incorporated Wirebond-less semiconductor package
US20080036078A1 (en) * 2006-08-14 2008-02-14 Ciclon Semiconductor Device Corp. Wirebond-less semiconductor package
US20110095411A1 (en) * 2006-08-14 2011-04-28 Texas Instruments Incorporated Wirebond-less Semiconductor Package
US7495323B2 (en) * 2006-08-30 2009-02-24 Semiconductor Components Industries, L.L.C. Semiconductor package structure having multiple heat dissipation paths and method of manufacture
US20080054438A1 (en) * 2006-08-30 2008-03-06 Semiconductor Components Industries, Llc Semiconductor package structure having multiple heat dissipation paths and method of manufacture
US20080173991A1 (en) * 2007-01-24 2008-07-24 Erwin Victor Cruz Pre-molded clip structure
US7838340B2 (en) 2007-01-24 2010-11-23 Fairchild Semiconductor Corporation Pre-molded clip structure
US8008759B2 (en) 2007-01-24 2011-08-30 Fairchild Semiconductor Corporation Pre-molded clip structure
US7768105B2 (en) 2007-01-24 2010-08-03 Fairchild Semiconductor Corporation Pre-molded clip structure
US20100258924A1 (en) * 2007-01-24 2010-10-14 Erwin Victor Cruz Pre-molded clip structure
US8513059B2 (en) 2007-01-24 2013-08-20 Fairchild Semiconductor Corporation Pre-molded clip structure
US20100258923A1 (en) * 2007-01-24 2010-10-14 Erwin Victor Cruz Pre-molded clip structure
US7737548B2 (en) 2007-08-29 2010-06-15 Fairchild Semiconductor Corporation Semiconductor die package including heat sinks
US20090174048A1 (en) * 2008-01-09 2009-07-09 Yong Liu Die package including substrate with molded device
US8525192B2 (en) 2008-01-09 2013-09-03 Fairchild Semiconductor Corporation Die package including substrate with molded device
US8106406B2 (en) 2008-01-09 2012-01-31 Fairchild Semiconductor Corporation Die package including substrate with molded device
US20090218666A1 (en) * 2008-02-28 2009-09-03 Yang Gwi-Gyeon Power device package and method of fabricating the same
US8198139B2 (en) 2008-02-28 2012-06-12 Fairchild Korea Semiconductor Ltd. Power device package and method of fabricating the same
US20090230536A1 (en) * 2008-03-12 2009-09-17 Yong Liu Semiconductor die package including multiple semiconductor dice
US8018054B2 (en) * 2008-03-12 2011-09-13 Fairchild Semiconductor Corporation Semiconductor die package including multiple semiconductor dice
US20090243079A1 (en) * 2008-03-31 2009-10-01 Lim Seung-Won Semiconductor device package
US20100078784A1 (en) * 2008-09-30 2010-04-01 Infineon Technologies Ag Device including a power semiconductor chip
US8410590B2 (en) * 2008-09-30 2013-04-02 Infineon Technologies Ag Device including a power semiconductor chip electrically coupled to a leadframe via a metallic layer
US8049312B2 (en) 2009-01-12 2011-11-01 Texas Instruments Incorporated Semiconductor device package and method of assembly thereof
US20100176508A1 (en) * 2009-01-12 2010-07-15 Ciclon Semiconductor Device Corp. Semiconductor device package and method of assembly thereof
US9640467B2 (en) * 2009-08-05 2017-05-02 Continental Teves Ag & Co. Ohg Sensor arrangement and chip comprising additional fixing pins
US20120206888A1 (en) * 2009-08-05 2012-08-16 Continental Teves Ag & Co. Ohg Sensor arrangement and chip comprising additional fixing pins
US20120286410A1 (en) * 2010-11-12 2012-11-15 Nxp B.V. Semiconductor device packaging method and semiconductor device package
US9472538B2 (en) 2013-07-04 2016-10-18 Mitsubishi Electric Corporation Semiconductor device manufacturing method and semiconductor device

Also Published As

Publication number Publication date Type
JP2005515618A (en) 2005-05-26 application
US20080105957A1 (en) 2008-05-08 application
US6891256B2 (en) 2005-05-10 grant
CN1606804A (en) 2005-04-13 application
US20050127483A1 (en) 2005-06-16 application
CN100336216C (en) 2007-09-05 grant
US7821124B2 (en) 2010-10-26 grant
JP4559076B2 (en) 2010-10-06 grant
US7332806B2 (en) 2008-02-19 grant
WO2003036717A1 (en) 2003-05-01 application

Similar Documents

Publication Publication Date Title
US6713322B2 (en) Lead frame for semiconductor package
US5889324A (en) Package for a semiconductor device
US6744124B1 (en) Semiconductor die package including cup-shaped leadframe
US6002169A (en) Thermally enhanced tape ball grid array package
US6873032B1 (en) Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US7208818B2 (en) Power semiconductor package
US7259445B2 (en) Thermal enhanced package for block mold assembly
US6813154B2 (en) Reversible heat sink packaging assembly for an integrated circuit
US20060148317A1 (en) Semiconductor device
US6661082B1 (en) Flip chip substrate design
US6084310A (en) Semiconductor device, lead frame, and lead bonding
US7456089B2 (en) Semiconductor device and method of manufacturing the semiconductor device
US20080017998A1 (en) Semiconductor component and method of manufacture
US5986340A (en) Ball grid array package with enhanced thermal and electrical characteristics and electronic device incorporating same
US7132747B2 (en) Multilayer integrated circuit for RF communication and method for assembly thereof
US6104086A (en) Semiconductor device having lead terminals bent in J-shape
US6784540B2 (en) Semiconductor device package with improved cooling
US6903448B1 (en) High performance leadframe in electronic package
US6830959B2 (en) Semiconductor die package with semiconductor die having side electrical connection
US7030317B1 (en) Electronic assembly with stacked integrated circuit die
US7256479B2 (en) Method to manufacture a universal footprint for a package with exposed chip
US20070065984A1 (en) Thermal enhanced package for block mold assembly
US6483184B2 (en) Semiconductor apparatus substrate, semiconductor apparatus, and method of manufacturing thereof and electronic apparatus
US7875962B2 (en) Package for a power semiconductor device
US6566749B1 (en) Semiconductor die package with improved thermal and electrical performance

Legal Events

Date Code Title Description
AS Assignment

Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, MAINE

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JOSHI, RAJEEV;WU, CHUNG-LIN;REEL/FRAME:013404/0072

Effective date: 20021011

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644

Effective date: 20160916

FPAY Fee payment

Year of fee payment: 12