US20030051903A1 - Retaining ring interconnect used for 3-D stacking - Google Patents

Retaining ring interconnect used for 3-D stacking Download PDF

Info

Publication number
US20030051903A1
US20030051903A1 US10/117,836 US11783602A US2003051903A1 US 20030051903 A1 US20030051903 A1 US 20030051903A1 US 11783602 A US11783602 A US 11783602A US 2003051903 A1 US2003051903 A1 US 2003051903A1
Authority
US
United States
Prior art keywords
retaining ring
ring interconnect
pads
substrates
retaining
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/117,836
Inventor
Glen Roeters
Frank Mantz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dense-Pac Microsystems Inc
Original Assignee
Dense-Pac Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US09/957,373 priority Critical patent/US6573461B2/en
Application filed by Dense-Pac Microsystems Inc filed Critical Dense-Pac Microsystems Inc
Priority to US10/117,836 priority patent/US20030051903A1/en
Publication of US20030051903A1 publication Critical patent/US20030051903A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H05K3/462Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination characterized by laminating only or mainly similar double-sided circuit boards
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • H01L2224/13018Shape in side view comprising protrusions or indentations
    • H01L2224/13019Shape in side view comprising protrusions or indentations at the bonding interface of the bump connector, i.e. on the surface of the bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/1605Shape
    • H01L2224/16057Shape in side view
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/096Vertically aligned vias, holes or stacked vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/09654Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
    • H05K2201/09745Recess in conductor, e.g. in pad or in metallic substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10227Other objects, e.g. metallic pieces
    • H05K2201/10378Interposers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/321Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates

Abstract

A retaining ring interconnect. A retaining ring is formed on a perimeter of a pad on each of two adjoining surfaces of two PCB substrates. A conductive paste is applied between the pads on the two adjoining surfaces. The retaining rings are aligned and facing with each other. By performing a heat compression process, the retaining rings are connected to encompass the conductive paste. A eutectic bond is thus formed to bond the two PCB substrates.

Description

    BACKGROUND OF THE INVENTION
  • The present invention relates generally to chip stacks, and more particularly to a 3-D chip stack with a retaining ring interconnect. [0001]
  • As is currently known in the art, packaged components are often stacked using a variety of approaches. In all of the approaches to date, the concept has been for the end user to mount the stacks on the surface of a solid board such as a printed circuit board (PCB). More particularly, one of the most commonly used techniques to increase memory capacity is the stacking of memory devices into a vertical chip stack, sometimes referred to as 3D packaging or Z-Stacking. In the Z-Stacking process, from two to as many as eight memory devices or other integrated circuit (IC) chips are interconnected in a single component (i.e., a chip stack) which is mountable to the “footprint” typically used for a single packaged device such as a packaged chip. The Z-Stacking process has been found to be volumetrically efficient, with packaged chips in TSOP (thin small outline package) or LCC (leadless chip carrier) form generally being considered to be the easiest to use in relation thereto. Though bare dies may also be used in the Z-Stacking process, such use tends to make the stacking process more complex and not well suited to automation. [0002]
  • In the 3-D stacking process, a solder bridge is typically applied to interconnect neighboring layers or PCB substrates that carry IC devices. However, in the ever changing world of electronics, smaller, faster, and more functionality are always requested. Shrinkage of devices generally results in more I/O's in a smaller package. Design rules are requiring shorter signal paths to accommodate the faster die speeds. With the tighter pitches becoming more prominent in the packages, solder bridging between neighboring interconnects becomes more difficult to control. This forces the issue of eliminating solder paste because of its limitation on density. Another concern relates to environmental issues with the lead content in solder and the concern of the disposal. A method to resolve these problems is required. [0003]
  • SUMMARY OF THE INVENTION
  • The invention provides a retaining ring interconnection to replace the solder joints between neighboring substrates or layers for stacking IC devices, such that the limitation in density and environmental problems caused by lead content attendant to the use of solder paste are eliminated. [0004]
  • A PCB substrate is provided with conductive pads on two opposing surfaces thereof. The two conductive pads are electrically connected with each other by a via through the PCB substrate. A retaining ring is plated on the peripheral portion of at least one of the conductive pads. When the PCB substrate is stacked with the other PCB substrate with the same structure, the retaining rings of two PCB substrates are aligned and faced with each other. A conductive paste is applied between two aligned retaining rings, and an adhesive is applied between two adjoining surfaces of the two PCB substrates. By a lamination process, a eutectic bond is formed of the conductive paste between the retaining rings of two adjoining pads of the two PCB substrates. Meanwhile, the adhesive tightly bonds the two adjoining surfaces of the two PCB boards.[0005]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein: [0006]
  • FIG. 1 is a side view of two substrates stacked together using the retaining ring interconnect provided in the present invention; [0007]
  • FIG. 2 is an enlarged view of the encircled region A in FIG. 1 showing the retaining ring interconnect before being compressed; [0008]
  • FIG. 3 is an enlarged view of the pad on a distal surface opposed to the adjoining surface of one of the substrates; [0009]
  • FIG. 4 shows a top view of the plated ring on one of the pads; [0010]
  • FIG. 5 shows the stacked substrates after compression; [0011]
  • FIG. 6 shows an enlarged view of the encircled region C in FIG. 5; [0012]
  • FIG. 7 is a top view of a component carrier, on which an IC device is attached; [0013]
  • FIG. 8 is a top view of a frame to over fit the component carrier as shown in FIG. 7; and [0014]
  • FIG. 9 is a side view of the layer to be stacked with the other, on which a retaining ring is formed.[0015]
  • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 shows two substrates [0016] 100 and 102 to be stacked with each other. The substrate 100 has a top surface 104 and a bottom surface 106, and the substrate 102 has a top surface 108 and a bottom surface 110. Pads 112 and 114 are formed on the top surface 104 and the bottom surface 106, respectively, of the substrate 100. The pads 112 and 114 on two opposing surfaces 104 and 106 of the substrate 100 are electrically connected to each other by the formation of a conductive via 120. Similarly, pads 116 and 118 are formed on the top surface 108 and the bottom surface 110, respectively, of the substrate 106. The pads 116 and 118 on two opposing surfaces 108 and 110 of the substrate 106 are electrically connected to each other by the formation of a conductive via 122 through the substrate 102. The pads 114 and 116 on the surfaces 106 and 108 are processed with plated retaining rings 114 a and 116 a (FIG. 2), respectively. Between the pads 114 and 116 and retained within plated rings 114 a and 116 a is a conductive ink or conductive paste 126. To facilitate the bonding of the neighboring surfaces 106 and 108 of the substrates 100 and 102, an adhesive 124, preferably a glass resin prepreg, is inserted therebetween. In one embodiment of the invention, the adhesive 124 is applied between adjoining surfaces 106 and 108 of the substrates 100 and 102. Using a lased via technique, the conductive paste 126 is inserted into a via in the lased adhesive 124 in alignment with the retaining rings 114 a and 116 a.
  • FIG. 2 shows an enlarged side view of the encircled region A as illustrated in FIG. 1. In FIG. 2, plated retaining rings [0017] 114 a and 116 a are formed on the pads 114 and 116, respectively. Preferably, the plated retaining rings 114 a and 116 a are made of the same material, for example, copper, as that of the pads 114 and 116. In one embodiment of the invention, the pads 114 and 116 including the retaining rings 114 a and 116 a have a total height of about 0.001 inches. This height may vary in accordance with the dielectric separation needed in the Z-axis. Of the height, about 0.0005 inches is attributable to the retaining ring 114 a, 116 a, i.e., the central portion of the pad 114, 116 also has a height or thickness of about 0.0005 inces. That is, the pads 114 and 116 with the retaining rings 114 a and 116 a each define a recess having a depth of about 0.0005 inches. The recesses allow the conductive paste 124 to be filled and retained therebetween when the substrates 100 and 102 are compressed against each other. Further in this embodiment, the cross sectional width of the conductive vias 120 and 122 is about 0.004 inches.
  • Referring to FIG. 3, an enlarged view of the pad [0018] 118 on the distal or bottom surface 110 of the substrate 102 is illustrated. The pad 118 has a height or thickness of about 0.0007 inches in this embodiment. Preferably, the pad 112 on the top surface 104 of the substrate 100 has the same dimension of the pad 118. In FIG. 4, a top view of the plated retaining ring 116 a is given. The inner and outer diameters of the retaining ring 116 a are about 0.0006 inches and 0.0008 inches, respectively. Preferably, the retaining ring 114 a has the same dimension as the retaining ring 116 a. The above parameters are preferred when the substrates 100 and 102 each have a thickness of about 0.38 inches. It is appreciated that these parameters are only given as an example of the invention. These parameters may be altered according to specific requirements.
  • FIG. 5 shows the stacked structure of the substrates [0019] 100 and 102 after compression. Referring to FIG. 1, once the retaining rings 114 a and 116 a of the pads 114 and 116 are aligned with each other and the conductive paste 126 is applied therebetween, a compression step is performed. Tooling pins can be used for the alignment of the retaining rings 114 a and 116 a. The compression step such as a lamination process controls the pressure and temperature. As a result, a eutectic bond is formed between the pads 114 and 116, while the adhesive 124, preferably a glass resin prepreg, with a thickness equal to the total heights of both the pads 114 and 116 (inclusive of the retaining rings 114 a and 116 a) reflows to create a tight bond between the substrates 100 and 102. In the above embodiment, as the height of each of the pads 114 and 116 is about 0.001 inches, the thickness of the adhesive 124 is about 0.002 inches. Again, it is appreciated that the thickness of the adhesive 124 may vary from 0.002 inches according to specific requirements.
  • FIG. 6 shows an enlarged view of the pads [0020] 114 and 116 after compression. After compression, the retaining rings 114 a and 116 a are aligned and adjoined with each other. Therefore, the conductive paste 126 is encompassed within to form a eutectic bond between the substrates 100 and 102.
  • The technique of retaining ring interconnect can be applied between layers in a 3-D stacking approach. The retaining ring is used to greatly enhance the assembly process for achieving higher densities. The stacking approach enables the stacking of IC devices, one on top of the other, with vertical as well as horizontal interconnections. Each device or a plurality of devices is attached to a component carrier, also termed as a base. The I/O's of each component carrier are terminated in pads located around the perimeter thereof. A frame comprising matching perimeter pads with retaining rings and feed through holes connecting top and bottom pads is placed between component carrier layers. The bottom component carrier translates the stack to route the I/O's to the appropriate pattern. The layers (component carrier, frame, and the component carrier I/O) are then interconnected using the retaining ring technique. [0021]
  • FIG. 7 shows an example of the component carrier layer mentioned above. As shown in FIG. 7, an IC device [0022] 700 is attached on a component carrier 710. The component carrier 710 has a plurality of perimeter pads 712 formed around the IC device 700. As mentioned above, the I/O's are routed and terminated at the perimeter pads 712.
  • FIG. 8 shows a frame [0023] 800, of which a surface 801 is provided with a plurality of pads 812. Each of the pads 812 on the surface 801 is designed to match a respective one of the perimeter pads 712 on the component carrier 710. On the other surface 802 opposed to the surface 801, a plurality of pads 822 are formed. Each of the pads 822 is electrically connected to a corresponding one of the pads 812 on the surface 801 through a conductive via 820. As shown in FIG. 9, the frame 800 is engageable to the component carrier 710 such that the IC device 700 is accommodated in the opening 810 defined by the frame 800. When a ball grid array (BGA) device is used as the IC device 700, the electrical connections between the IC device 700 and the component carrier 710 are achieved by the ball grid array 702 and a pad array 720. Traces are configured to redirect the pad array 720 to the perimeter pads 712.
  • The IC device [0024] 700 carried by the component carrier 710 may include a BGA device, a TSOP (thin, small outline package) device, a flip chip device, a chip scale package (CSP), a microBGA (μBGA) device, or even a bare die. Alternatively, more than one of the above IC devices may be intermixed on the component carrier 700. When the frame 800 overfits the component carrier 710, the pads 812 and 712 are aligned and electrically connected to each other. Preferably, the retaining ring structure is applied on the pads 812 and 712 instead of using conventional solder. Further, retaining rings may also be applied on the pads 822 and 722 on distal surfaces of the frame 800 and the component carrier 710 for further connection or stacking.
  • Further, when panels, for example, the typical 4″×6″ panels with multiple stack sites, are processed and stacked in a stacking fixture and cured with heat and pressure such as provided by a vacuum lamination press, the retaining rings can be applied. During the lamination cycle, the conductive paste forms a eutectic bond between the retaining rings. At this time the adhesive also reflows to create a tight bond from layer to layer. Once cured, the conductive paste will not reflow at temperature above 350° C. [0025]
  • The retaining ring interconnect replacing the solder bridge makes a finer pitch more possible and practical. A lower process temperature is required compared to the conventional solder process, therefore, less potential damage is caused to the IC components. Using the conductive paste for the eutectic bond, there is no post assembly cleaning required. Further, as it can be easily produced in panel format, producibility is increased. [0026]
  • Indeed, each of the features and embodiments described herein can be used by itself, or in combination with one or more of other features and embodiments. Thus, the invention is not limited by the illustrated embodiment but is to be defined by the following claims when read in the broadest reasonable manner to preserve the validity of the claims. [0027]

Claims (16)

What is claimed is:
1. A retaining ring interconnect, comprising:
two pads disposed on two adjoining surfaces of two stacked substrates, each of the two pads including a peripheral retaining ring, the two retaining rings being aligned with and connected to each other; and
a conductive paste disposed between the two pads and contained by the two retaining rings thereof.
2. The retaining ring interconnect according to claim 1, further comprising an adhesive layer bonding the two adjoining surfaces of the two substrates to each other.
3. The retaining ring interconnect according to claim 1, wherein each of the two substrates has a distal surface including a pad formed thereon and electrically connected to the pad on the surface adjoining the other substrate by a conductive via.
4. The retaining ring interconnect according to claim 3, wherein each pad formed on the distal surface has a height of about 0.0007 inches.
5. The retaining ring interconnect according to claim 1, wherein the adhesive layer includes a glass resin pregreg.
6. The retaining ring interconnect according to claim 1, wherein each of the two pads including the retaining ring has a total height of about 0.001 inches.
7. The retaining ring interconnect according to claim 6, wherein each of the retaining rings of the two pads has a height of about 0.0005 inches.
8. The retaining ring interconnect according to claim 1, wherein each of the retaining rings has an inner diameter of about 0.0006 inches and an outer diameter of about 0.0008 inches.
9. The retaining ring interconnect according to claim 1, wherein the retaining rings are formed of copper.
10. The retaining ring interconnect according to claim 2, wherein the adhesive layer has a thickness of about 0.002 inches.
11. A retaining ring interconnect process, comprising the steps of:
(a) providing two substrates, each of the substrates having at least one first pad on one surface thereof;
(b) forming a retaining ring on a peripheral portion of each of the first pads;
(c) aligning and facing the retaining rings of the two substrates with each other;
(d) applying a conductive paste between the facing retaining rings; and
(e) stacking the two substrates such that the conductive paste is compressed between the first pads.
12. The retaining ring interconnect process according to claim 11, wherein step (a) comprises providing a second pad on a distal surface of each of the two substrates.
13. The retaining ring interconnect process according to claim 12, wherein step (a) further comprises electrically connecting the first and the second pads of each of the two substrates by a conductive via therethrough.
14. The retaining ring interconnect process according to claim 11, wherein step (d) comprises applying an adhesive layer between the surfaces of the two substrates to bond the substrates to each other.
15. The retaining ring interconnect process according to claim 14, wherein step (d) comprises applying the conductive paste within the adhesive layer using a lased via technique.
16. The retaining ring interconnect process according to claim 11, wherein step (e) comprises forming an eutectic bond of the conductive paste between the two first pads by controlling pressure and temperature.
US10/117,836 2001-09-20 2002-04-08 Retaining ring interconnect used for 3-D stacking Abandoned US20030051903A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/957,373 US6573461B2 (en) 2001-09-20 2001-09-20 Retaining ring interconnect used for 3-D stacking
US10/117,836 US20030051903A1 (en) 2001-09-20 2002-04-08 Retaining ring interconnect used for 3-D stacking

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/117,836 US20030051903A1 (en) 2001-09-20 2002-04-08 Retaining ring interconnect used for 3-D stacking

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/957,373 Division US6573461B2 (en) 2001-09-20 2001-09-20 Retaining ring interconnect used for 3-D stacking

Publications (1)

Publication Number Publication Date
US20030051903A1 true US20030051903A1 (en) 2003-03-20

Family

ID=25499487

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/957,373 Expired - Fee Related US6573461B2 (en) 2001-09-20 2001-09-20 Retaining ring interconnect used for 3-D stacking
US10/117,836 Abandoned US20030051903A1 (en) 2001-09-20 2002-04-08 Retaining ring interconnect used for 3-D stacking

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/957,373 Expired - Fee Related US6573461B2 (en) 2001-09-20 2001-09-20 Retaining ring interconnect used for 3-D stacking

Country Status (1)

Country Link
US (2) US6573461B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090020326A1 (en) * 2007-07-17 2009-01-22 Ibiden Co., Ltd. Wiring board and method of manufacturing wiring board

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6856010B2 (en) * 2002-12-05 2005-02-15 Staktek Group L.P. Thin scale outline package
US20040207990A1 (en) * 2003-04-21 2004-10-21 Rose Andrew C. Stair-step signal routing
US7602618B2 (en) 2004-08-25 2009-10-13 Micron Technology, Inc. Methods and apparatuses for transferring heat from stacked microfeature devices
US8193092B2 (en) * 2007-07-31 2012-06-05 Micron Technology, Inc. Semiconductor devices including a through-substrate conductive member with an exposed end and methods of manufacturing such semiconductor devices
US7843072B1 (en) 2008-08-12 2010-11-30 Amkor Technology, Inc. Semiconductor package having through holes
US7843052B1 (en) 2008-11-13 2010-11-30 Amkor Technology, Inc. Semiconductor devices and fabrication methods thereof
US8324511B1 (en) 2010-04-06 2012-12-04 Amkor Technology, Inc. Through via nub reveal method and structure
US8440554B1 (en) 2010-08-02 2013-05-14 Amkor Technology, Inc. Through via connected backside embedded circuit features structure and method
US8487445B1 (en) 2010-10-05 2013-07-16 Amkor Technology, Inc. Semiconductor device having through electrodes protruding from dielectric layer
US8791501B1 (en) 2010-12-03 2014-07-29 Amkor Technology, Inc. Integrated passive device structure and method
US8390130B1 (en) 2011-01-06 2013-03-05 Amkor Technology, Inc. Through via recessed reveal structure and method
US8552548B1 (en) 2011-11-29 2013-10-08 Amkor Technology, Inc. Conductive pad on protruding through electrode semiconductor device
US9129943B1 (en) 2012-03-29 2015-09-08 Amkor Technology, Inc. Embedded component package and fabrication method
US9048298B1 (en) 2012-03-29 2015-06-02 Amkor Technology, Inc. Backside warpage control structure and fabrication method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829601A (en) * 1971-10-14 1974-08-13 Ibm Interlayer interconnection technique
US3904934A (en) * 1973-03-26 1975-09-09 Massachusetts Inst Technology Interconnection of planar electronic structures
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5329423A (en) * 1993-04-13 1994-07-12 Scholz Kenneth D Compressive bump-and-socket interconnection scheme for integrated circuits

Family Cites Families (80)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3340439A (en) 1965-07-02 1967-09-05 Amp Inc Multi-contact connector
US3370203A (en) 1965-07-19 1968-02-20 United Aircraft Corp Integrated circuit modules
US3316455A (en) 1965-08-31 1967-04-25 Westinghouse Electric Corp Flat-pack circuit modules assembly
US3437882A (en) 1966-01-14 1969-04-08 Texas Instruments Inc Circuit board structure with interconnecting means
US3529213A (en) 1969-04-08 1970-09-15 North American Rockwell Extendable package for electronic assemblies
US3723977A (en) 1969-12-08 1973-03-27 Owens Illinois Inc Gas discharge panel with photoconductive material
US3746934A (en) 1971-05-06 1973-07-17 Siemens Ag Stack arrangement of semiconductor chips
JPS5688324A (en) 1979-12-19 1981-07-17 Mitsubishi Electric Corp Semiconductor device
US4371912A (en) 1980-10-01 1983-02-01 Motorola, Inc. Method of mounting interrelated components
US4502098A (en) 1981-02-10 1985-02-26 Brown David F Circuit assembly
CH659541A5 (en) 1982-08-10 1987-01-30 David Frank Brown Support chip.
US4761681A (en) 1982-09-08 1988-08-02 Texas Instruments Incorporated Method for fabricating a semiconductor contact and interconnect structure using orientation dependent etching and thermomigration
JPS59194460A (en) 1983-04-18 1984-11-05 Matsushita Electric Ind Co Ltd Semiconductor device
US4618872A (en) 1983-12-05 1986-10-21 General Electric Company Integrated power switching semiconductor devices including IGT and MOSFET structures
JPH038110B2 (en) 1985-07-16 1991-02-05 Kogyo Gijutsuin
JPS62293749A (en) 1986-06-13 1987-12-21 Nippon Telegr & Teleph Corp <Ntt> Three-dimensional mounting structure of semiconductor device and manufacture thereof
DE3633251A1 (en) 1986-09-30 1988-03-31 Siemens Ag Optoelectronic coupling element
US5016138A (en) 1987-10-27 1991-05-14 Woodman John K Three dimensional integrated circuit package
US4868712A (en) 1987-02-04 1989-09-19 Woodman John K Three dimensional integrated circuit package
US5201451A (en) 1987-03-11 1993-04-13 International Business Machines Corp. Method and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate
US5198888A (en) 1987-12-28 1993-03-30 Hitachi, Ltd. Semiconductor stacked device
US4833568A (en) 1988-01-29 1989-05-23 Berhold G Mark Three-dimensional circuit component assembly and method corresponding thereto
US4841355A (en) 1988-02-10 1989-06-20 Amdahl Corporation Three-dimensional microelectronic package for semiconductor chips
JPH01289190A (en) 1988-05-16 1989-11-21 Minolta Camera Co Ltd Terminal structure of printed board connection
USRE36325E (en) 1988-09-30 1999-10-05 Micron Technology, Inc. Directly bonded SIMM module
US4956694A (en) 1988-11-04 1990-09-11 Dense-Pac Microsystems, Inc. Integrated circuit chip stacking
JPH02144986A (en) 1988-11-28 1990-06-04 Nec Corp High density package
JP2885414B2 (en) 1989-03-13 1999-04-26 株式会社 日立超エル・エス・アイ・システムズ Semiconductor device, the mounting method and electronic device
US5231304A (en) 1989-07-27 1993-07-27 Grumman Aerospace Corporation Framed chip hybrid stacked layer assembly
JP2679338B2 (en) 1990-03-05 1997-11-19 富士通株式会社 Mounting structure of the semiconductor element
US5679977A (en) 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
JP2876773B2 (en) 1990-10-22 1999-03-31 セイコーエプソン株式会社 Program instruction word length variable computing device and the data processing device
JPH0513666A (en) 1991-06-29 1993-01-22 Sony Corp Complex semiconductor device
US5311401A (en) 1991-07-09 1994-05-10 Hughes Aircraft Company Stacked chip assembly and manufacturing method therefor
JP2555811B2 (en) 1991-09-10 1996-11-20 富士通株式会社 Flip chip bonding method of the semiconductor chip
US5239447A (en) 1991-09-13 1993-08-24 International Business Machines Corporation Stepped electronic device package
US5397916A (en) 1991-12-10 1995-03-14 Normington; Peter J. C. Semiconductor device including stacked die
US5313096A (en) 1992-03-16 1994-05-17 Dense-Pac Microsystems, Inc. IC chip package having chip attached to and wire bonded within an overlying substrate
US5269453A (en) 1992-04-02 1993-12-14 Motorola, Inc. Low temperature method for forming solder bump interconnections to a plated circuit trace
FR2694840B1 (en) 1992-08-13 1994-09-09 Commissariat Energie Atomique Multichip module in three dimensions.
US5375041A (en) 1992-12-02 1994-12-20 Intel Corporation Ra-tab array bump tab tape based I.C. package
US5282565A (en) 1992-12-29 1994-02-01 Motorola, Inc. Solder bump interconnection formed using spaced solder deposit and consumable path
US5324569A (en) 1993-02-26 1994-06-28 Hewlett-Packard Company Composite transversely plastic interconnect for microchip carrier
US5328087A (en) 1993-03-29 1994-07-12 Microelectronics And Computer Technology Corporation Thermally and electrically conductive adhesive material and method of bonding with same
FR2709020B1 (en) 1993-08-13 1995-09-08 Thomson Csf A method of interconnecting semiconductor wafers in three dimensions, and the resulting component.
US5362986A (en) 1993-08-19 1994-11-08 International Business Machines Corporation Vertical chip mount memory package with packaging substrate and memory chip pairs
US5426266A (en) * 1993-11-08 1995-06-20 Planar Systems, Inc. Die bonding connector and method
GB2283863A (en) 1993-11-16 1995-05-17 Ibm Direct chip attach module
US5384689A (en) 1993-12-20 1995-01-24 Shen; Ming-Tung Integrated circuit chip including superimposed upper and lower printed circuit boards
US5561593A (en) 1994-01-27 1996-10-01 Vicon Enterprises, Inc. Z-interface-board
KR950027550U (en) 1994-03-07 1995-10-18 정의훈 Inclined guiding rollers of the left-closed guide (Cloth guide). Right transfer device
US5481134A (en) 1994-05-03 1996-01-02 Hughes Aircraft Company Stacked high density interconnected integrated circuit system
US5432678A (en) 1994-05-12 1995-07-11 Texas Instruments Incorporated High power dissipation vertical mounted package for surface mount application
US5700715A (en) 1994-06-14 1997-12-23 Lsi Logic Corporation Process for mounting a semiconductor device to a circuit substrate
JP3519453B2 (en) 1994-06-20 2004-04-12 富士通株式会社 Semiconductor device
KR0147259B1 (en) 1994-10-27 1998-08-01 김광호 Stack type semiconductor package and method for manufacturing the same
JP3117377B2 (en) 1994-11-29 2000-12-11 京セラ株式会社 Semiconductor device
US5466634A (en) 1994-12-20 1995-11-14 International Business Machines Corporation Electronic modules with interconnected surface metallization layers and fabrication methods therefore
JP2944449B2 (en) 1995-02-24 1999-09-06 日本電気株式会社 Semiconductor package and a method of manufacturing the same
US5514907A (en) 1995-03-21 1996-05-07 Simple Technology Incorporated Apparatus for stacking semiconductor chips
US5612570A (en) 1995-04-13 1997-03-18 Dense-Pac Microsystems, Inc. Chip stack and method of making same
US5670750A (en) * 1995-04-27 1997-09-23 International Business Machines Corporation Electric circuit card having a donut shaped land
US5585162A (en) * 1995-06-16 1996-12-17 Minnesota Mining And Manufacturing Company Ground plane routing
US5607538A (en) 1995-09-07 1997-03-04 Ford Motor Company Method of manufacturing a circuit assembly
US5646446A (en) 1995-12-22 1997-07-08 Fairchild Space And Defense Corporation Three-dimensional flexible assembly of integrated circuits
US5763943A (en) 1996-01-29 1998-06-09 International Business Machines Corporation Electronic modules with integral sensor arrays
JPH10163368A (en) 1996-12-02 1998-06-19 Fujitsu Ltd Manufacture of semiconductor device and semiconductor device
US5857858A (en) 1996-12-23 1999-01-12 General Electric Company Demountable and repairable low pitch interconnect for stacked multichip modules
US5759046A (en) 1996-12-30 1998-06-02 International Business Machines Corporation Dendritic interconnection system
US5994166A (en) 1997-03-10 1999-11-30 Micron Technology, Inc. Method of constructing stacked packages
US5818697A (en) * 1997-03-21 1998-10-06 International Business Machines Corporation Flexible thin film ball grid array containing solder mask
US6014316A (en) 1997-06-13 2000-01-11 Irvine Sensors Corporation IC stack utilizing BGA contacts
US5869353A (en) 1997-11-17 1999-02-09 Dense-Pac Microsystems, Inc. Modular panel stacking process
US5926369A (en) 1998-01-22 1999-07-20 International Business Machines Corporation Vertically integrated multi-chip circuit package with heat-sink support
US6172874B1 (en) 1998-04-06 2001-01-09 Silicon Graphics, Inc. System for stacking of integrated circuit packages
US6057381A (en) 1998-07-02 2000-05-02 National Starch And Chemical Investment Holding Corporation Method of making an electronic component using reworkable underfill encapsulants
US6046909A (en) * 1998-11-16 2000-04-04 Intel Corporation Computer card with a printed circuit board with vias providing strength to the printed circuit board
US6222737B1 (en) 1999-04-23 2001-04-24 Dense-Pac Microsystems, Inc. Universal package and method of forming the same
US6262895B1 (en) 2000-01-13 2001-07-17 John A. Forthun Stackable chip package with flex carrier
US6396156B1 (en) * 2000-09-07 2002-05-28 Siliconware Precision Industries Co., Ltd. Flip-chip bonding structure with stress-buffering property and method for making the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829601A (en) * 1971-10-14 1974-08-13 Ibm Interlayer interconnection technique
US3904934A (en) * 1973-03-26 1975-09-09 Massachusetts Inst Technology Interconnection of planar electronic structures
US5128831A (en) * 1991-10-31 1992-07-07 Micron Technology, Inc. High-density electronic package comprising stacked sub-modules which are electrically interconnected by solder-filled vias
US5329423A (en) * 1993-04-13 1994-07-12 Scholz Kenneth D Compressive bump-and-socket interconnection scheme for integrated circuits

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090020326A1 (en) * 2007-07-17 2009-01-22 Ibiden Co., Ltd. Wiring board and method of manufacturing wiring board
US8040685B2 (en) * 2007-07-17 2011-10-18 Ibiden Co., Ltd. Stacked wiring board and method of manufacturing stacked wiring board
US8522429B2 (en) 2007-07-17 2013-09-03 Ibiden Co., Ltd. Method of manufacturing wiring board

Also Published As

Publication number Publication date
US20030051907A1 (en) 2003-03-20
US6573461B2 (en) 2003-06-03

Similar Documents

Publication Publication Date Title
US6544815B2 (en) Panel stacking of BGA devices to form three-dimensional modules
JP4581768B2 (en) Manufacturing method of semiconductor device
KR101741194B1 (en) Integrated circuit packaging system with stacking interconnect and method of manufacture thereof
US7217994B2 (en) Stack package for high density integrated circuits
KR100997793B1 (en) Semiconductor pacakge and method of manufacturing thereof
US7104804B2 (en) Method and apparatus for memory module circuit interconnection
JP5100081B2 (en) Electronic component-mounted multilayer wiring board and manufacturing method thereof
US6396136B2 (en) Ball grid package with multiple power/ground planes
KR101611804B1 (en) Part built-in wiring board, and manufacturing method for the part built-in wiring board
US5866949A (en) Chip scale ball grid array for integrated circuit packaging
JP3917946B2 (en) Multilayer semiconductor device
US6744126B1 (en) Multichip semiconductor package device
US7501696B2 (en) Semiconductor chip-embedded substrate and method of manufacturing same
JP2006173388A (en) Multi-stage configuration semiconductor module and manufacturing method therefor
US7239014B2 (en) Capacitor-built-in type printed wiring substrate, printed wiring substrate, and capacitor
US6573592B2 (en) Semiconductor die packages with standard ball grid array footprint and method for assembling the same
US5426263A (en) Electronic assembly having a double-sided leadless component
US6864577B2 (en) Via plug adapter
US6828665B2 (en) Module device of stacked semiconductor packages and method for fabricating the same
US6459039B1 (en) Method and apparatus to manufacture an electronic package with direct wiring pattern
US6893897B2 (en) Stacked package for integrated circuits
DE60309422T2 (en) Multi-chip module and manufacturing process
KR100493063B1 (en) BGA package with stacked semiconductor chips and manufacturing method thereof
US4616406A (en) Process of making a semiconductor device having parallel leads directly connected perpendicular to integrated circuit layers therein
US7902652B2 (en) Semiconductor package and semiconductor system in package using the same

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION