New! View global litigation for patent families

US20020125926A1 - Delay lock loop and update method with limited drift and improved power savings - Google Patents

Delay lock loop and update method with limited drift and improved power savings Download PDF

Info

Publication number
US20020125926A1
US20020125926A1 US09758479 US75847901A US2002125926A1 US 20020125926 A1 US20020125926 A1 US 20020125926A1 US 09758479 US09758479 US 09758479 US 75847901 A US75847901 A US 75847901A US 2002125926 A1 US2002125926 A1 US 2002125926A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
delay
clock
signal
dll
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09758479
Other versions
US6456130B1 (en )
Inventor
Josef Schnell
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Polaris Innovations Ltd
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output (I/O) data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1066Output synchronization
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22Read-write (R-W) timing or clocking circuits; Read-write (R-W) control signal generators or management
    • G11C7/222Clock generating, synchronizing or distributing circuits within memory device
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/0802Details of the phase-locked loop the loop being adapted for reducing power consumption
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/095Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector

Abstract

A delay lock loop circuit, in accordance with the present invention includes a delay lock loop unit having a power down mode. The delay lock loop unit includes a delay line having an input and an output. The input receives a first clock signal to generate a modified clock signal at the output. A phase detector is coupled to the input and the output of the delay line for comparing the first clock signal and the modified clock signal. A delay line control unit is coupled to the phase detector and the delay line for adjusting delay in the delay line in accordance with a control signal from the phase detector. A counter circuit is included for updating the delay lock loop unit to account for delay line drift during the power down mode by periodically generating an update signal which permits the delay lock loop unit to update in the power down mode.

Description

    BACKGROUND
  • [0001]
    1. Technical Field
  • [0002]
    This disclosure relates to delay lock loops, and more particularly, to an apparatus and method for limiting drift due to temperature and noise variation while reducing power consumption of the apparatus.
  • [0003]
    2. Description of the Related Art
  • [0004]
    Semiconductor memories, such as synchronous dynamic random access memories (SDRAMs) and specific Double Data Rate (DDR) memories, typically include delay lock loops (DLLs). DLLs function to cancel on-chip amplification and buffering delays, and DLLs improve input/output timing margins. DDR SDRAMs are designed such that READ/WRITE data on output lines (DQ pins) are synchronized to a system clock (e.g., CK/bCK)
  • [0005]
    Referring to FIG. 1, a schematic diagram of a conventional DLL circuit 8 includes a receiver 10 for receiving clock input signals, CK and bCK. An input driver 12 receives an amplified clock pulse from receiver 10 and conditions the signal as is known in the art (e.g., pulse generation). Input driver 12 outputs the clock signal to a delay line 14 which includes a plurality of delay elements and a phase detector (PD) 16 (Ref_clock). Elements of delay line 14 include inverter chains or other delay elements to delay the clock signal in accordance with a phase comparison between Ref_clock and a feedback clock signal (FB_clock, which is delayed in accordance with elements 14 ). Phase detector 16 receives both Ref_clock and FB_clock signals and compares the phase to determine delay differences between the signals. Phase detector 16 generates a control signal, which indicates to a delay line (DL) control unit 20 to increment (+), decrement (−) or lock (0) delay elements in delay line 14. DL control unit 20 (also called a pointer control unit) responds by sending a signal to increment/decrement (inc/dec) delay line 14 or by locking the DLL 8. The output clock signal of delay line 14 is employed to drive an output pin driver (QS or DQ) driver 22. Driver 22 is employed to clock data transfer from/to the chip.
  • [0006]
    For power reduction, a Power Down Mode is employed in which the Clock/DLL path is disabled and pointer control unit 20 maintains its settings. DLL temperature and noise drifts are experienced between entry and exit of the power down mode.
  • [0007]
    In DDR SDRAMs, DLLs are required to synchronize the output pins (e.g., DQs) to the system clock CK/bCK in a read operation. DDR SDRAM specifications may optionally require DLL updates with every Auto Refresh (AR) cycle. Auto refresh (AR) cycles refresh memory cells according to word lines. AR cycles may include burst cycles where memory cells associated with all gate lines are refreshed in a same time window. AR cycles may also be performed on word lines a little at a time (several word lines at a time, i.e., in pieces) over a longer time window. The DLL off function reduces the DLL current in the Power Down mode. The problem with updating only during AR cycles is the DLL drift due to temperature and noise variations in between these AR cycles. This drift gets worse during Power Down mode while the DLL is disabled. Measurements on the chip show DLL drift between AR cycles for 8 burst AR cycles.
  • [0008]
    DLL updates enabled during Auto Refresh cycles and DLL drift due to temperature and noise between AR cycles is possible, causing variations in the data valid window during read cycles. Therefore, a need exists for an apparatus and method for reducing drift in delay lock loop circuits.
  • SUMMARY OF THE INVENTION
  • [0009]
    A delay lock loop circuit, in accordance with the present invention includes a delay lock loop unit having a power down mode. The delay lock loop unit includes a delay line having an input and an output. The input receives a first clock signal to generate a modified clock signal at the output. A phase detector is coupled to the input and the output of the delay line for comparing the first clock signal and the modified clock signal. A delay line control unit is coupled to the phase detector and the delay line for adjusting delay in the delay line in accordance with a control signal from the phase detector. A counter circuit is included for updating the delay lock loop unit to account for delay line drift during the power down mode by periodically generating an update signal which enables the delay lock loop unit for updating.
  • [0010]
    A delay lock loop circuit for driving data for a memory chip includes a receiver for outputting an amplified clock signal to an input driver circuit. The input driver is coupled to the receiver and generates clock pulses for a first clock signal. A delay lock loop unit has a power down mode and a normal operation mode. A delay line has an input and an output. The input of the delay line receives the first clock signal to generate a modified clock signal at the output. A phase detector is coupled to the input and the output of the delay line for comparing the first clock signal and the modified clock signal and generates a control signal in accordance with the comparison. A delay line control unit is coupled to the phase detector and the delay line to adjust delay in the delay line in accordance with the control signal from the phase detector. A clock counter circuit is included for updating the delay lock loop unit to account for delay line drift during the power down mode by periodically generating an update signal, which permits the delay lock loop unit to update in the power down mode. A data driver is enabled in the normal operation mode by the modified clock to drive data for the memory chip in accordance with the modified clock signal.
  • [0011]
    In other embodiments, the counter circuit may include an oscillator for tracking time between update signals. The oscillator may include an operating frequency of less than or equal to 1 MHz. The counter circuit may include a counter coupled to the oscillator for counting a number of clock cycles such that when the number of clock cycles exceeds a threshold the update signal is generated. A memory device may be coupled to the counter for providing the threshold such that the threshold defines the time elapsed between update signals. The memory device may include at least one of a fuse block and a metal option. The counter circuit is preferably turned on when the delay lock unit is locked. The predetermined number of cycles enables the unlock signal between auto refresh (AR) cycles.
  • [0012]
    These and other objects, features and advantages of the present invention will become apparent from the following detailed description of illustrative embodiments thereof, which is to be read in connection with the accompanying drawings.
  • BRIEF DESCRIPTION OF DRAWINGS
  • [0013]
    This disclosure will present in detail the following description of preferred embodiments with reference to the following figures wherein:
  • [0014]
    [0014]FIG. 1 is a schematic diagram showing a conventional delay lock loop;
  • [0015]
    [0015]FIG. 2 is a schematic diagram showing an embodiment of a delay lock loop circuit with counters employed for triggering updates in the delay path in accordance with the present invention;
  • [0016]
    [0016]FIG. 3 is a schematic diagram showing an oscillation counter in accordance with the present invention; and
  • [0017]
    [0017]FIG. 4 is a timing diagram showing an illustrative update signal.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • [0018]
    The present invention provides an apparatus and method which provide an update of a delay lock loop (DLL) circuit to account for drift due to, for example, noise and temperature. In one embodiment, a low frequency update signal is provided to update a delay lock loop during power down mode or in between AR updates. The low frequency update of the DLL may be at a frequency of, for example, less than or equal to 1 MHz. The update advantageously eliminates drift of the DLL between AR cycles and during power down mode.
  • [0019]
    Referring now in specific detail to the drawings in which like reference numerals identify similar or identical elements throughout the several views, and initially to FIG. 2, a delay lock loop (DLL) circuit 100 is shown in accordance with one illustrative embodiment of the present invention. DLL 100 includes a DLL unit 102 including a receiver 110 for receiving clock input signals, CK and bCK. Clock input signals, CK and bCK, are complementary signals and represent a system clock of a chip 106 on which DLL unit 102 is formed. Chip 106 preferably includes a memory chip, such as a dynamic random access memory (DRAM), synchronous DRAM (SDRAM), double data rate (DDR) SDRAM or the like. The present invention should not be construed as limited by the illustrative embodiment and may be employed in a plurality of different devices including processors or other circuits which suffer from DLL drift.
  • [0020]
    When the DLL unit 102 is activated (e.g., normal or power on mode), an input driver 112 receives an amplified clock pulse from receiver 110 and splits and conditions the signal as is known in the art (e.g., clock pulse generation). Input driver 112 outputs the split clock signal to a delay line 114 and a phase detector (PD) 116. The clock signal from input driver 112 to phase detector is employed as a reference clock signal (Ref_clock).
  • [0021]
    Delay line 114 includes a plurality of delay elements. Elements of delay line 114 may include one an inverter chain or other delay elements (e.g., resistor capacitor elements) to delay the clock signal in accordance with a phase comparison between Ref_clock and a feedback clock signal (FB_clock, which is delayed in accordance with elements of delay line 114 ). Delay adjustments to delay line 114 are made by enabling or disabling delay elements. Phase detector 116 receives both Ref_clock and FB_clock signals and compares the phase to determine delay differences between the signals. Phase detector 116 generates a control signal, which indicates to a delay line (DL) control unit 120 whether to increment (+), decrement (−) or lock (0) delay elements in delay line 114. DL control unit or pointer control unit 120 responds by sending a signal to increment/decrement (inc/dec) delay line 114 or by locking DLL unit 102. The inc/dec signal enables or disables delay elements to adjust the amount of delay in a clock signal traveling through delay line 114. The output clock signal of delay line 114 is employed to drive an output pin driver (QS or DQ) driver 122. Driver 122 is employed to clock data transfer from/to chip 106 in normal operation.
  • [0022]
    For power reduction, in a Power Down Mode, the clock/DLL path is disabled. A programmable oscillator/clock counter 130 is employed to provide DLL unit updates between AR cycles. In a preferred embodiment, counter 130 operates with a low frequency oscillator 132 (FIG. 3). Low frequency oscillator (LFO) 132 preferably operates at or below 1 MHz. Counter 130 counts oscillations or pulses (e.g., analog or digital) of LFO 132 (FIG. 3) generates an UPDATE signal when a predetermined number of cycles have been counted. While in power down the DLL and clock path can be disabled for power savings, the UPDATE signal enables DLL unit 102 and updates DLL unit 102 by running DLL unit 102. DLL unit 102 is therefore checked and corrected for drift intermittently in power down mode with each update command from oscillator counter circuit 130.
  • [0023]
    The UPDATE signal is employed to enable a DLL enable control circuit 134. Circuit 134 when activated turns DLL unit 102 on if in power down mode so that drift compensation is performed. Data is not transferred during this enablement of DLL unit 102, but clock CK and bCK are permitted through receiver 110 and into delay line 114 as in normal operation to compare Ref_clock to FB_clock. DLL enable control 134 provides the power up/down of the DLL in predetermined steps, e.g.:
  • [0024]
    1. Power on/off receiver clock 110,
  • [0025]
    2. Synchronize DL control unit 120 with clock from input driver 112 and delay line element 114, and
  • [0026]
    3. Enable phase detector 116, etc.
  • [0027]
    When DLL unit 102 locks, a DLL power down mode is preferably entered and a DLL LOCK signal is generated, which indicates that DLL unit 102 is currently locked. The DLL LOCK signal may be employed to trigger counter 130, as illustratively shown in Table 1.
    TABLE 1
    LFO counter functionality in terms of signals.
    DLL LOCK UPDATE
    = 0, DLL is currently updating − = 0, reset counter, oscillator
    after power on or AR update off
    command
    = 1, DLL locked = 1, oscillator on, 1st pulse
    occurs a preset time after DLL
    LOCK = 1
  • [0028]
    Counter 130 and LFO 132 (FIG. 2) may be employed in normal operation mode as well. In this way, after a predetermined number of clock cycles or after a predetermined amount of time has elapsed after DLL LOCK has been generated, an UPDATE signal is generated to update DLL unit 102. Thus, reducing DLL drift in normal operation and/or in Power Down mode. Table 2 shows possible scenarios for updating DLL unit 102.
    TABLE 2
    Normal mode Power Down mode
    AR update Yes No
    LFO Counter update possible update
  • [0029]
    Referring to FIG. 3, oscillator counter 130 is shown in greater detail in accordance with one embodiment of the present invention. DLL LOCK signal is received by a control circuit 136. Control circuit 136 includes logic for generating enable signals for turning on oscillator 132 and a counter 138. Counter 138 counts clock cycles of oscillator 132 to determine when an UPDATE signal is to be output from counter 138. UPDATE is generated when a threshold number of clock cycles have elapsed. A memory device 140 is preferably included. Memory device 140 may include a fuse block, which may be trimmed or programmed to set the threshold number of cycles (e.g., delay the output of UPDATE after DLL LOCK is received). The threshold number of cycles may be programmed by metal option (patterned circuit) with a circuit hardwired to define the number of cycles (e.g., delay the output of UPDATE after DLL LOCK is received). Comparison logic, known in the art, is used to compare the threshold number of cycles stored in device 140 with the value in counter 138. If the value of counter 138 exceeds the threshold value, UPDATE is generated and the counter is reset to zero. Counting and updating continues while DLL unit 102 (FIG. 2) is locked. Otherwise, oscillator counter 130 is turned off.
  • [0030]
    Referring to FIG. 4, an illustrative timing diagram is shown for an UPDATE signal. In one embodiment, UPDATE signal 202 is high for about 10 ns. Greater than about 1 microsecond, preferably between 1 and 10 microseconds, is permitted to elapse between high UPDATE signals 202. This elapsed time between UPDATE signals is controlled through memory device 140, for example, by programming fuses to achieve the desired elapsed time of providing a number of clock cycles which must elapse before generating UPDATE.
  • [0031]
    Having described preferred embodiments for improved delay lock loop and update method with limited drift and improved power savings (which are intended to be illustrative and not limiting), it is noted that modifications and variations can be made by persons skilled in the art in light of the above teachings. It is therefore to be understood that changes may be made in the particular embodiments of the invention disclosed which are within the scope and spirit of the invention as outlined by the appended claims. Having thus described the invention with the details and particularity required by the patent laws, what is claimed and desired protected by Letters Patent is set forth in the appended claims.

Claims (15)

    What is claimed is:
  1. 1. A delay lock loop circuit, comprising:
    a delay lock loop unit having a power down mode, comprising:
    a delay line having an input and an output, the input for receiving a first clock signal to generate a modified clock signal at the output;
    a phase detector coupled to the input and the output of the delay line for comparing the first clock signal and the modified clock signal; and
    a delay line control unit coupled to the phase detector and the delay line for adjusting delay in the delay line in accordance with a control signal from the phase detector; and
    a counter circuit for updating the delay lock loop unit to account for delay line drift during the power down mode by periodically generating an update signal, which permits the delay lock loop unit to update in the power down mode.
  2. 2. The circuit as recited in claim 1, wherein the counter circuit includes an oscillator for tracking time between update signals.
  3. 3. The circuit as recited in claim 2, wherein the oscillator includes an operating frequency of less than or equal to 1 MHz.
  4. 4. The circuit as recited in claim 2, wherein the counter circuit includes a counter coupled to the oscillator for counting a number of clock cycles such that when the number of clock cycles exceed a threshold the update signal is generated.
  5. 5. The circuit as recited in claim 4, further comprising a memory device coupled to the counter for providing the threshold such that the threshold defines the time elapsed between update signals.
  6. 6. The circuit as recited in claim 5, wherein the memory device includes at least one of a fuse block and a metal option.
  7. 7. The circuit as recited in claim 1, wherein the counter circuit is turned on when the delay lock unit is locked.
  8. 8. A delay lock loop circuit for driving data for a memory chip, comprising:
    a receiver for outputting an amplified clock signal to an input driver circuit, the input driver being coupled to the receiver, the input driver for generating clock pulses for a first clock signal;
    a delay lock loop unit having a power down mode and a normal operation mode, comprising:
    a delay line having an input and an output, the input for receiving the first clock signal to generate a modified clock signal at the output;
    a phase detector coupled to the input and the output of the delay line for comparing the first clock signal and the modified clock signal and generating a control signal in accordance with the comparison;
    a delay line control unit coupled to the phase detector and the delay line for adjusting delay in the delay line in accordance with the control signal from the phase detector;
    a clock counter circuit for updating the delay lock loop unit to account for delay line drift during the power down mode by periodically generating an update signal which permits the delay lock loop unit to update in the power down mode; and
    a data driver enabled by the modified clock, in the normal operation mode, to drive data for the memory chip in accordance with the modified clock signal.
  9. 9. The circuit as recited in claim 8, wherein the clock counter circuit includes an oscillator for tracking time between update signals.
  10. 10. The circuit as recited in claim 9, wherein the oscillator includes an operating frequency of less than or equal to 1 MHz.
  11. 11. The circuit as recited in claim 10, wherein the clock counter circuit includes a counter coupled to the oscillator for counting a number of clock cycles such that when the number of clock cycles exceed a threshold the update signal is generated.
  12. 12. The circuit as recited in claim 8, further comprising a memory device coupled to the counter for providing the threshold such that the threshold defines the time elapsed between update signals.
  13. 13. The circuit as recited in claim 12, wherein the memory device includes at least one of a fuse block and a metal option.
  14. 14. The circuit as recited in claim 8, wherein the clock counter circuit is turned on when the delay lock unit is locked.
  15. 15. The circuit as recited in claim 8, wherein the delay lock loop circuit is included on a memory chip and wherein the unlock signal is provided between auto refresh (AR) cycles of the memory chip.
US09758479 2001-01-11 2001-01-11 Delay lock loop and update method with limited drift and improved power savings Active US6456130B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09758479 US6456130B1 (en) 2001-01-11 2001-01-11 Delay lock loop and update method with limited drift and improved power savings

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09758479 US6456130B1 (en) 2001-01-11 2001-01-11 Delay lock loop and update method with limited drift and improved power savings

Publications (2)

Publication Number Publication Date
US20020125926A1 true true US20020125926A1 (en) 2002-09-12
US6456130B1 US6456130B1 (en) 2002-09-24

Family

ID=25051880

Family Applications (1)

Application Number Title Priority Date Filing Date
US09758479 Active US6456130B1 (en) 2001-01-11 2001-01-11 Delay lock loop and update method with limited drift and improved power savings

Country Status (1)

Country Link
US (1) US6456130B1 (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060290396A1 (en) * 2003-09-03 2006-12-28 Broadcom Corporation Method and apparatus for glitch-free control of a delay-locked loop in a network device
US20110058437A1 (en) * 2009-09-09 2011-03-10 Elpida Memory, Inc. Clock generating circuit, semiconductor device including the same, and data processing system
WO2011153096A2 (en) 2010-06-03 2011-12-08 Intel Corporation Methods and apparatuses for delay-locked loops and phase-locked loops
US20140204974A1 (en) * 2013-01-18 2014-07-24 Industry-Academic Cooperation Foundation, Yonsei University Temperature sensor and temperature sensing method
US20140313847A1 (en) * 2013-04-17 2014-10-23 Samsung Electronics Co., Ltd. Clock synchronization circuit and semiconductor memory device including clock synchronization circuit
EP2983295A1 (en) * 2014-08-04 2016-02-10 Synopsys, Inc. Delay-locked loop arrangement and method for operating a delay-locked loop circuit

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10117891A1 (en) * 2001-04-10 2002-10-24 Infineon Technologies Ag Integrated clock generator, in particular for driving a semiconductor memory with a test signal
KR100400041B1 (en) * 2001-04-20 2003-09-29 삼성전자주식회사 Method and DLL(Delay Locked Loop) with controlling phase precisely
DE10149584B4 (en) * 2001-10-08 2007-11-22 Infineon Technologies Ag Delay locked loop
US6605969B2 (en) * 2001-10-09 2003-08-12 Micron Technology, Inc. Method and circuit for adjusting the timing of ouput data based on an operational mode of output drivers
US7319728B2 (en) * 2002-05-16 2008-01-15 Micron Technology, Inc. Delay locked loop with frequency control
US6900685B2 (en) * 2002-05-16 2005-05-31 Micron Technology Tunable delay circuit
US6801070B2 (en) * 2002-05-16 2004-10-05 Micron Technology, Inc. Measure-controlled circuit with frequency control
US20060109043A1 (en) * 2002-10-16 2006-05-25 Leenaerts Dominicus Martinus W Pulse generator
US20050189972A1 (en) * 2004-02-27 2005-09-01 Tim Foo System and method for achieving low power standby and fast relock for digital phase lock loop
US9809278B2 (en) * 2004-09-28 2017-11-07 Shimano, Inc. Apparatus for reducing an engaging force of an engaging member
JP4775141B2 (en) * 2005-09-29 2011-09-21 株式会社ハイニックスセミコンダクターHynix Semiconductor Inc. Delay locked loop circuit
KR100753137B1 (en) 2005-09-29 2007-08-30 주식회사 하이닉스반도체 Dll and method for generating dll clock
JP5153094B2 (en) * 2005-09-29 2013-02-27 エスケーハイニックス株式会社SK hynix Inc. Dll equipment and dll clock generation method
KR100826649B1 (en) * 2006-11-24 2008-05-06 주식회사 하이닉스반도체 Deep power down mode control circuit
US7619449B2 (en) * 2007-06-07 2009-11-17 Micron Technology, Inc. Method and apparatus for synchronous clock distribution to a plurality of destinations
KR100881401B1 (en) * 2007-11-02 2009-02-02 주식회사 하이닉스반도체 Circuit for synchronization of clock and method for synchronization of clock
US8754684B1 (en) 2008-09-30 2014-06-17 Ixys Ch Gmbh Pulse matching delay-locked loop
KR101153805B1 (en) 2010-08-18 2012-07-03 에스케이하이닉스 주식회사 A Semiconductor Apparatus and DLL Circuit Using the Same
US8482992B2 (en) 2011-07-28 2013-07-09 Elite Semiconductor Memory Technology Inc. Method of controlling operations of a delay locked loop of a dynamic random access memory

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6125157A (en) * 1997-02-06 2000-09-26 Rambus, Inc. Delay-locked loop circuitry for clock delay adjustment
US5994938A (en) * 1998-01-30 1999-11-30 Credence Systems Corporation Self-calibrating programmable phase shifter
US6047346A (en) * 1998-02-02 2000-04-04 Rambus Inc. System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers
US6100733A (en) 1998-06-09 2000-08-08 Siemens Aktiengesellschaft Clock latency compensation circuit for DDR timing
US6043694A (en) 1998-06-24 2000-03-28 Siemens Aktiengesellschaft Lock arrangement for a calibrated DLL in DDR SDRAM applications
US6137327A (en) * 1998-11-25 2000-10-24 Siemens Aktiengesellschaft Delay lock loop
JP3973308B2 (en) * 1998-11-27 2007-09-12 富士通株式会社 Integrated circuit device with a built-in self-timing control circuit
US6140854A (en) * 1999-01-25 2000-10-31 Motorola, Inc. System with DLL
US6127866A (en) 1999-01-28 2000-10-03 Infineon Technologies North America Corp. Delay-locked-loop (DLL) having symmetrical rising and falling clock edge type delays

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7348820B2 (en) * 2003-09-03 2008-03-25 Broadcom Corporation Method and apparatus for glitch-free control of a delay-locked loop in a network device
US20060290396A1 (en) * 2003-09-03 2006-12-28 Broadcom Corporation Method and apparatus for glitch-free control of a delay-locked loop in a network device
US9007861B2 (en) * 2009-09-09 2015-04-14 Ps4 Luxco S.A.R.L. Clock generating circuit, semiconductor device including the same, and data processing system
US20110058437A1 (en) * 2009-09-09 2011-03-10 Elpida Memory, Inc. Clock generating circuit, semiconductor device including the same, and data processing system
US9438251B2 (en) * 2009-09-09 2016-09-06 Ps4 Luxco S.A.R.L. Clock generating circuit, semiconductor device including the same, and data processing system
US20150214962A1 (en) * 2009-09-09 2015-07-30 Ps4 Luxco S.A.R.L. Clock generating circuit, semiconductor device including the same, and data processing system
EP2577669A4 (en) * 2010-06-03 2015-12-02 Intel Corp Methods and apparatuses for delay-locked loops and phase-locked loops
WO2011153096A2 (en) 2010-06-03 2011-12-08 Intel Corporation Methods and apparatuses for delay-locked loops and phase-locked loops
US20140204974A1 (en) * 2013-01-18 2014-07-24 Industry-Academic Cooperation Foundation, Yonsei University Temperature sensor and temperature sensing method
US9574948B2 (en) * 2013-01-18 2017-02-21 Industry-Academic Cooperation Foundation, Yonsei University Temperature sensor and temperature sensing method
US20140313847A1 (en) * 2013-04-17 2014-10-23 Samsung Electronics Co., Ltd. Clock synchronization circuit and semiconductor memory device including clock synchronization circuit
US9245605B2 (en) * 2013-04-17 2016-01-26 Samsung Electronics Co., Ltd. Clock synchronization circuit and semiconductor memory device including clock synchronization circuit
EP2983295A1 (en) * 2014-08-04 2016-02-10 Synopsys, Inc. Delay-locked loop arrangement and method for operating a delay-locked loop circuit
US9571080B2 (en) 2014-08-04 2017-02-14 Synopsys, Inc. Delay-locked loop arrangement and method for operating a delay-locked loop circuit

Also Published As

Publication number Publication date Type
US6456130B1 (en) 2002-09-24 grant

Similar Documents

Publication Publication Date Title
US6437618B2 (en) Delay locked loop incorporating a ring type delay and counting elements
US6222792B1 (en) Phase control circuit, semiconductor device and semiconductor memory
US6819624B2 (en) Latency time circuit for an S-DRAM
US6396322B1 (en) Delay locked loop of a DDR SDRAM
US6100733A (en) Clock latency compensation circuit for DDR timing
US6492852B2 (en) Pre-divider architecture for low power in a digital delay locked loop
US6853226B2 (en) Register controlled delay locked loop having an acceleration mode
US6930525B2 (en) Methods and apparatus for delay circuit
US6605969B2 (en) Method and circuit for adjusting the timing of ouput data based on an operational mode of output drivers
US6943602B1 (en) Delay locked loop and locking method thereof
US20100103746A1 (en) Multi-phase duty-cycle corrected clock signal generator and memory having same
US7046059B2 (en) Delay locked loop and its control method
US6121815A (en) Semiconductor integrated circuit, system, and method for reducing a skew between a clock signal and a data signal
US6586979B2 (en) Method for noise and power reduction for digital delay lines
US6400643B1 (en) Semiconductor storage device with suppressed power consumption and reduced recovery time from suspend mode
US20050122153A1 (en) Centralizing the lock point of a synchronous circuit
US6989700B2 (en) Delay locked loop in semiconductor memory device and its clock locking method
US7116143B2 (en) Synchronous clock generator including duty cycle correction
US20020097074A1 (en) Synchronous semiconductor device for adjusting phase offset in a delay locked loop
US20120206181A1 (en) Multi-function delay locked loop
US6836166B2 (en) Method and system for delay control in synchronization circuits
US7489172B2 (en) DLL driver control circuit
US7161402B1 (en) Programmable delay locked loop
US7199634B2 (en) Duty cycle correction circuits suitable for use in delay-locked loops and methods of correcting duty cycles of periodic signals
US6333896B1 (en) Delay locked loop for use in synchronous dynamic random access memory

Legal Events

Date Code Title Description
AS Assignment

Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORPORATION, C

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SCHNELL, JOSEF;REEL/FRAME:011496/0804

Effective date: 20010108

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES NORTH AMERICA CORP.;REEL/FRAME:013243/0857

Effective date: 20020822

AS Assignment

Owner name: INFINEON TECHNOLOGIES NORTH AMERICA CORP., CALIFOR

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT ASSIGNEE S ADDRESS PREVIOUSLY RECORDED AT REEL 011496 FRAME0804;ASSIGNOR:SCHNELL, JOSEF;REEL/FRAME:013490/0225

Effective date: 20010108

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: QIMONDA AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023773/0457

Effective date: 20060425

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: INFINEON TECHNOLOGIES AG, GERMANY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001

Effective date: 20141009

AS Assignment

Owner name: POLARIS INNOVATIONS LIMITED, IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036808/0284

Effective date: 20150708