New! View global litigation for patent families

US20020125556A1 - Stacking structure of semiconductor chips and semiconductor package using it - Google Patents

Stacking structure of semiconductor chips and semiconductor package using it Download PDF

Info

Publication number
US20020125556A1
US20020125556A1 US10015374 US1537401A US2002125556A1 US 20020125556 A1 US20020125556 A1 US 20020125556A1 US 10015374 US10015374 US 10015374 US 1537401 A US1537401 A US 1537401A US 2002125556 A1 US2002125556 A1 US 2002125556A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
semiconductor
chip
conductive
surface
adhesive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10015374
Inventor
Kwang Oh
Jong Park
Young Park
Byoung Min
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Amkor Technology Inc
Original Assignee
Amkor Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/13Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/16Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/85051Forming additional members, e.g. for “wedge-on-ball”, “ball-on-wedge”, “ball-on-ball” connections
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85986Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06575Auxiliary carrier between devices, the carrier having no electrical connection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06582Housing for the assembly, e.g. chip scale package [CSP]
    • H01L2225/06586Housing with external bump or bump-like connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01057Lanthanum [La]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

A semiconductor package and a method of producing the same has a substrate. A first semiconductor chip is coupled to a surface of the substrate. The first semiconductor chip has a first and second surfaces which are substantially flat in nature. An adhesive layer is coupled to the second surface of the first semiconductor chip. A second semiconductor chip having first and second surfaces which are substantially flat in nature is further provided. An insulator is coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds. The second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.

Description

    FIELD OF THE INVENTION
  • [0001]
    The present invention relates to semiconductor chips, and more particularly, to a stacking structure of semiconductor chips and a semiconductor package using it in which a conductive wire can be electrically insulated while a conductive wire is contacted with a lower surface of an upper semiconductor chip thereby preventing mechanical damage of the wire, and also diminishing a total thickness of the stacking structure.
  • BACKGROUND OF THE INVENTION
  • [0002]
    As electronic devices get smaller, the components within these devices must get smaller as well. Because of this, there has been an increased demand for the miniaturization of components and greater packaging density. Integrated Circuit (IC) package density is primarily limited by the area available for die mounting and the height of the package. One way of increasing the density is to stack multiple die vertically in an IC package. Stacking multiple die will maximize function and efficiency of the semiconductor package.
  • [0003]
    order to stack multiple die vertically in an IC package, an adhesive layer is required between the vertically stacked die. However, presently stacked IC packages require an extraordinarily thick adhesive layer between each die. The thick adhesive layer is necessary in order to prevent the conductive wire of the lower die from contacting the bottom surface of the upper die thereby preventing an electrical short. Unfortunately, the thickness of the adhesive layer limits the number of die that may be vertically stacked in the IC package.
  • [0004]
    Therefore, a need existed to provide a device and method to overcome the above problem.
  • SUMMARY OF THE INVENTION
  • [0005]
    A semiconductor package and a method of producing the same has a substrate. A first semiconductor chip is coupled to a surface of the substrate. The first semiconductor chip has a first and second surfaces which are substantially flat in nature. An adhesive layer is coupled to the second surface of the first semiconductor chip. A second semiconductor chip having first and second surfaces which are substantially flat in nature is further provided. An insulator is coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds. The second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.
  • [0006]
    The present invention is best understood by reference to the following detailed description when read in conjunction with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0007]
    [0007]FIG. 1 illustrates a sectional view of one embodiment of the present invention;
  • [0008]
    [0008]FIGS. 1A and 1B are magnified views of circle I as shown in FIG. 1;
  • [0009]
    [0009]FIG. 2 illustrates a sectional view of another embodiment of the present invention;
  • [0010]
    [0010]FIGS. 2A and 2B are magnified views of circle II as shown in FIG. 2;
  • [0011]
    [0011]FIG. 3 illustrates a sectional view of another embodiment of the present invention;
  • [0012]
    [0012]FIGS. 3A and 3B are magnified views of circle III as shown in FIG. 3;
  • [0013]
    [0013]FIG. 4 illustrates a sectional view of another embodiment of the present invention;
  • [0014]
    [0014]FIG. 4A is a magnified view of circle IV as shown in FIG. 4;
  • [0015]
    [0015]FIG. 5 illustrates a sectional view of another embodiment of the present invention;
  • [0016]
    [0016]FIG. 6 illustrates a sectional view of another embodiment of the present invention; and
  • [0017]
    [0017]FIG. 7 illustrates a sectional view of another embodiment of the present invention.
  • [0018]
    Common reference numerals are used throughout the drawings and detailed description to indicate like elements.
  • DETAILED DESCRIPTION
  • [0019]
    Referring to FIG. 1, a sectional view of one embodiment of the present invention is shown. FIG.1 illustrates a stacking structure 11 of a semiconductor chip wherein a substrate 7 having a substantially plate form, is provided. As is generally known, a printed circuit board, a circuit tape, a circuit film, a lead frame or the like may be used as the substrate 7. This is only a matter of selection by a person skilled in the art, and, therefore, this does not adversely influence the present invention.
  • [0020]
    As shown in FIG. 1, a first semiconductor chip 1 is bonded on a top surface of the substrate 7. The semiconductor chip 1 includes a first surface 1 a and a second surface 1 b, which are substantially flat in nature. A plurality of input-output pads 1 c are formed on the second surface 1 b of the first semiconductor chip 1.
  • [0021]
    There is an edge pad type semiconductor chip 1 in which a plurality of input-output pads 1 c are formed at the inner circumference of the second surface 1 b. A center pad type semiconductor chip will be described with reference to FIG. 4 hereafter.
  • [0022]
    An adhesive layer 3 having a predetermined thickness is bonded on the inside of the second surface 1 b of the first semiconductor chip 1, excluding the input-output pads 1 c. The adhesive layer 3 may include such substances as a nonconductive liquid phase adhesive, a nonconductive adhesive tape or other substances that are commonly known in the art for semiconductor chip attachment.
  • [0023]
    The adhesive layer 3 serves as an adhesive bonding to the second semiconductor chip 2 on the second surface 1 b of the first semiconductor chip 1. Here, it is possible for the adhesive layer 3 to be formed in the same thickness as a loop height of a first conductive wires 5 mentioned below or a smaller thickness than the loop height. However, when the thickness of the adhesive layer 3 is thinner than the loop height, it is desirable that the thickness of the adhesive layer 3 is to be more than about 80% of the loop height. This will be described in detail hereafter.
  • [0024]
    Continuously, the input-output pads 1 c of the first semiconductor chip 1 and the substrate 7 can be bonded to each other by the first conductive wires 5, such as gold or copper or aluminum wires or by its equivalent. This is performed by a conventional normal wire bonding manner which will be described hereafter. It should be noted that the listing of the different types of wires is just used as an example and should not be seen as to limit the scope of the present invention.
  • [0025]
    Continuously, a second semiconductor chip 2 having a first surface 2 a and a second surface 2 b, which are substantially flat in nature, is placed on the upper part of the adhesive layer 3. A plurality of input-output pads 2 c are formed on the second surface 2 b of the second semiconductor chip 2.
  • [0026]
    An insulator 4 is formed on the first surface 2 a of the second semiconductor chip 2. That is, the insulator 4 formed on the first surface 2 a of the second semiconductor chip 2 is bonded on the upper part of the adhesive layer 3.
  • [0027]
    The insulator 4 may include such substances as a liquid phase adhesive, an adhesive tape/film, a polyimide, an oxide layer and a nitride layer or other substances that are commonly known in the art for semiconductor chip or package. It is desirable that all these insulators have a nonconductive, soft, and elastic nature. Also, it is desirable that the thickness of the insulator 4 may be more than about 20% of the loop height of the first conductive wires 5.
  • [0028]
    The insulator 4, but not limited to, is formed in a wafer state before separating into individual semiconductor chips. That is, the insulator 4 can be formed by bonding the nonconductive tape/film on the back surface of the wafer, or by coating the nonconductive liquid phase adhesive or the polyimide on the back surface of the wafer in a spin coating or in a spray manner. Also, the insulator 4 can be formed by evaporating a relatively thicker oxide layer or nitride layer on the back surface of the wafer.
  • [0029]
    After forming the nonconductive tape/film, nonconductive liquid phase adhesive, polyimide, oxide layer or nitride layer (insulator) on the back surface of the wafer, a plurality of semiconductor chips are separated from the wafer, respectively.
  • [0030]
    Alternatively, insulator 4 may be formed at the individual semiconductor chip which is already separated from the wafer. Namely, after the semiconductor chip is separated from the wafer, the insulator 4 is formed at back surface of the semiconductor chip as described above.
  • [0031]
    As mentioned above, after forming insulator 4 on the first surface 2 a of the second semiconductor chip 2, the second chip 2 is compressed and adhered to the upper part of adhesive layer 4.
  • [0032]
    At this time, since thickness of the adhesive layer 3 may be about the same or thinner than the loop height of the first conductive wires 5, the first conductive wires 5 may be contacted with the insulator 4 formed at the first surface 2 a of the second semiconductor chip 2. However, the loop height portion of the first conductive wires 5 exposed outward from adhesive layer 3 is about 20% of total loop height in the first conductive wires 5. And thickness of the insulator 4 is more than 20% of the total loop height of the first conductive wires 5. Thus, the first conductive wires 5 do not directly contact to the first surface 2 a of the second semiconductor chip 2.
  • [0033]
    Even in the case that the loop height portion of the first conductive wires 5 become exposed outward from adhesive layer 3, the first conductive wires 5 do not directly contact to the first surface 2 a of the second semiconductor chip 2 by the insulator 4. Also, since the insulator 4 has a nonconductive, soft, and elastic nature, the first conductive wires 5 have no electrical or mechanical damages. Namely, the first conductive wires 5 can be easily overlapped or superimposed with the insulator 4 and the conductive wires 5 can be independent in the insulator 4. Thus, the first conductive wires 5 do not short each other and aren't heavily damaged by the insulator 4. The tape/film as the insulator 4 seems to have the most soft and elastic nature among the insulator mentioned above.
  • [0034]
    An edge pad type semiconductor chip 2, in which a plurality of input-output pads 2 c is formed at the inner circumference of the second surface 2 b, is illustrated in the FIG. 1. However, a center pad type semiconductor chip 2, in which a plurality of input-output pads 2 c is formed at the center of the second surface 2 b, can also be used.
  • [0035]
    Continuously, the input-output pads 2 c of the second semiconductor chip 2 and the substrate 7 can be bonded to each other by the second conductive wires 6, as described above or its equivalent.
  • [0036]
    As shown in FIGS. 1A and 1B, which is a magnified view of circle I as shown in FIG. 1, the above conventional normal wire bonding is constructed in such a manner that an end of the conductive wire 5 is bonded on the input-output pad 1 c of the semiconductor chip 1 by conductive ball 51 (ball bonding). Then the other end of the conductive wire 5 is bonded on the substrate 7 by stitch bonding.
  • [0037]
    As shown in FIG. 1A, if the adhesive layer 3 does not cover the input-output pads 1 c, the wire bonding can be performed selectively before or after formation of the adhesive layer 3.
  • [0038]
    However, as shown in FIG. 1B, if adhesive layer 3 covers the input-output pads 1 c, then the wire bonding must be performed before forming the adhesive layer 3. Here, if the adhesive layer 3 covers the input-output pads 1 c of the semiconductor chip 1, the nonconductive liquid phase adhesive as adhesive layer 3 is generally used. That is, the adhesive tape as adhesive layer 3 may affect damages in the first conductive wires 5.
  • [0039]
    According to the stacking structure 11 of the present invention, the first conductive wires 5 are not directly contacted with the first surface 2 a of the semiconductor chip 2. Thus, the phenomenon of an electrical short will not occur. Furthermore, mechanical damage of the first conductive wires 5 can also be prevented. Though the first conductive wires 5 are contacted with the insulator 4, electrical or mechanical damage has never occurred. That is, because of a nonconductive, soft and elastic nature of insulator 4, the first conductive wires 5 can be easily overlapped or superimposed with the insulator 4 and the conductive wires 5 can be independent in the insulator 4. Thus, the first conductive wires 5 do not short each other and aren't heavily damaged by the insulator 4.
  • [0040]
    Also, the thickness of the adhesive layer 3 can adequately become thinner. Namely, in prior art, the adhesive layer 3 should be formed in substantially twice the thickness of the loop height of the first conductive wires 5. However, in the present the invention, the adhesive layer 3 can be formed in the same thickness as the loop height of the first conductive wires 5 or a thickness that is less than the loop height. Thus, this invention can diminish a total thickness of the stacking structure of the semiconductor chips.
  • [0041]
    Referring to FIG. 2, a sectional view of another embodiment of the present invention is illustrated. Referring also to FIGS. 2A and 2B, magnified views of circle II shown in FIG. 2 are also illustrated. Since a stacking structure 12 illustrated in FIG. 2 is constructed in a similar manner to the stacking structure of FIG. 1, only differences existing there between will be described herein below.
  • [0042]
    As shown in FIG. 2 or FIG. 2A, the first and the second conductive wires 5 and 6 are not formed from a conventional normal bonding manner. Instead, a reverse bonding manner is used. Namely, the conventional normal bonding is constructed in such a manner that an end of the conductive wire is bonded on the input-output pad of the semiconductor chip by ball bonding. The other end of the conductive wire is then bonded on the substrate by stitch bonding.
  • [0043]
    Meanwhile, the reverse bonding is constructed in such a manner that an end of the conductive wire 5 is bonded on the substrate by conductive ball 51′ (ball bonding). Then the other end of the conductive wire 5 is bonded on the input-output pad 1 c of the semiconductor chip 1 by stitch bonding. Of course, a conductive ball 51 is formed on the input-output pads of semiconductor chip 1 by the conductive wire 5 in advance in order to alleviate an impulse created by the stitch bonding. The reverse bonding can be applied to all the first and second conductive wires 5 and 6 by which the first semiconductor chip 1 and the second semiconductor chip 2 are connected to the substrate 7, respectively.
  • [0044]
    In the case where the reverse bonding is used, the thickness of the adhesive layer 3 can be thinner owing to a lower loop height of the first conductive wires 5. That is, as the loop height of the conductive wire 5, which is bonded by the stitch bonding, is very low, the thickness of the adhesive layer 3 can be reduced sharply.
  • [0045]
    Also, since the loop height of the conductive wires 5 is low, when the second semiconductor chip 2 is adhered or compressed to the adhesive layer 3, the first conductive wires 5 have less mechanical stress than the first embodiment. Thus, the first conductive wires 5 can not create an electrical short or mechanical damage.
  • [0046]
    In certain cases, the insulator 4 having elevated bonding power can be used as bonding materials without using the adhesive layer 3. Nevertheless, since the insulator 4 has the nonconductive, soft and elastic nature, the first conductive wires 5 can not create an electrical short or mechanical damage.
  • [0047]
    Of course, the adhesive layer 3 may cover the input-output pads 1 c of the first semiconductor chip 1 (not shown) and the second conductive wires 6 may connect between the input-output pads 2 c and the substrate 7 by normal bonding.
  • [0048]
    Further, as shown in FIG. 2B, a wedge bonding manner can be applied to the first and the second conductive wires 5 and 6 in order to lower the loop height. That is, the wedge bonding is constructed in such a manner that an end of the conductive wire is bonded on the input-output pad of the semiconductor chip by stitch bonding. Then, the other end of the conductive wire is bonded on the substrate by stitch bonding.
  • [0049]
    Similarly, in the case where the wedge bonding is used, the thickness of the adhesive layer 3 can be thinner owing to a lower loop height of the first conductive wires 5. That is, as the loop height of the conductive wire, which is bonded by the stitch bonding, is very low, the thickness of the adhesive layer 3 can be reduced sharply.
  • [0050]
    Also, since the loop height of the conductive wires 5 is low, when the second semiconductor chip 2 is adhered or compressed to the adhesive layer 3, the first conductive wires 5 have less mechanical stress than the first embodiment.
  • [0051]
    Referring to FIG. 3, a sectional view of another embodiment of the present invention is illustrated. Also referring to FIGS. 3A and 3B, magnified views of circle III as shown in FIG. 3 are illustrated. Since a stacking structure 13 is constructed in a similar manner to the stacking structure 12 of FIG. 2, only differences existing there between will be described herein below. As shown in FIGS. 3 and 3A, the first and the second conductive wires 5 and 6 are formed by a reverse bonding manner. The conductive ball 51 is formed on the input-output pads 1 c and 2 c of the semiconductor chip 1 and 2 by the conductive wire in advance in order to alleviate an impulse created by the stitch bonding.
  • [0052]
    Furthermore, a supporter 52 is formed on the upper part of the conductive wires 5 connected with input-output pads 1 c of the semiconductor chip 1. Namely, the supporter 52 is formed on the upper part of the conductive balls 51 and the first conductive wires 5 together. Also, the supporter 52 may be formed on the outside of the input-output pads 1 c. For example, a plurality of the supporters 52 can be formed on the inner circumference of the second surface 1 b of the semiconductor chip 1.
  • [0053]
    The supporter 52 may be formed after wire bonding. Namely, first of all, the conductive ball 51 is formed on the input-output pads 1 c, and the first conductive wire 5 is bonded to the conductive ball 51. At last, the supporter 52 is formed on the first conductive wire 5 superimposed over the conductive ball 51.
  • [0054]
    The supporter 52 may be formed by conventional stud bump forming manner. For example, a ball is formed at end of a conductive wire, and the ball is fused to the top of the first conductive wire 5. The conductive wire is then cut off except the ball. Furthermore, another ball is formed at the end of the conductive wire, and this ball is bonded to the fused ball above mentioned. As for a repetition of this manner, as shown in FIG. 3A, a raw type conductive ball forms the supporter 52.
  • [0055]
    The supporter 52 may include such substances as gold, silver, copper, and solder or other substances that are commonly known in the art for the semiconductor chip. The above listing of substances should not be seen as to limit the scope of the present invention.
  • [0056]
    Meanwhile, the supporter 52 is contacted with the bottom of the insulator 4 formed on the second semiconductor chip 2 so as to support the second semiconductor chip 2. Thus, since the supporter 52 supports many portions of the insulator 4 formed on the semiconductor chip 2, the semiconductor chip 2 will be supported more stable. Of course, the adhesive layer 3 may cover the input-output pads 1 c of the first semiconductor chip 1 and the supporter 52.
  • [0057]
    Further, as shown in FIG.3B, a wedge bonding manner can be applied to the first and the second conductive wires 5 and 6 in order to lower the loop height.
  • [0058]
    Similarly, the supporter 52 is formed on the upper part of the conductive wires 5 connected with input-output pads 1 c of the semiconductor chip 1. The supporter 52 is contacted with the insulator 4 so as to support the second semiconductor chip 2. Thus, since the supporter 52 supports the insulator 4 formed on the semiconductor chip 2, the semiconductor chip 2 becomes more stable.
  • [0059]
    Also, since the conductive wires 5 is covered with supporter 52, when the second semiconductor chip 2 is adhered or compressed to the adhesive layer 3, the first conductive wires 5 have less mechanical stress than the previous embodiments.
  • [0060]
    Referring to FIG. 4, a sectional view of another embodiment of the present invention is illustrated. And referring to FIG. 4A, magnified views of circle IV as shown in FIG. 4 is illustrated. Since a stacking structure 14 is constructed in a similar manner to the stacking structure 12 of FIG. 2, only differences existing there between will be described herein below.
  • [0061]
    As shown in the drawings, there is a center pad type semiconductor chip 1 in which a plurality of input-output pads 1 c are formed at the center of the second surface 1 b. Also, the input-output pads 1 c of the first semiconductor chip 1 and the substrate 7 are bonded to each other by the reverse bonding of the first conductive wires 5.
  • [0062]
    The reverse bonding manner, as described above, has advantages in that the thickness of the adhesive layer 3 can be thinner. Furthermore, the first conductive wires 5 don't make contact with the region except for the input-output pads 1 c of the first semiconductor chip 1 without increasing the loop height.
  • [0063]
    Here, it is, but not limited to, that a nonconductive liquid phase adhesive is used as the adhesive layer 3. That is, as a certain portion of the first conductive wires 5 is positioned at the inside of the adhesive layer 3, it is desirable to use the nonconductive liquid phase adhesive rather than solid phase adhesive tape. In other words, the input-output pads 1 c of the first semiconductor chip 1 and the substrate 7 is bonded to each other by the reverse bonding of the first conductive wires 5. Of course, conductive balls 51 are formed on the input-output pads 1 c of the semiconductor chip 1 by the conductive wire in advance in order to alleviate an impulse created by the stitch bonding.
  • [0064]
    The nonconductive liquid phase adhesive is applied to the first surface la of the first semiconductor chip 1 and is hardened. Then, the second semiconductor chip 2, to which the insulator 4 is stuck, is bonded on the adhesive layer 3. The insulator 4 may include such substances as a nonconductive liquid phase adhesive, a nonconductive adhesive tape/film, a polyimide, an oxide layer and a nitride layer or other substances that are commonly known in the art for semiconductor chips or packages, as described above. Again, the listing of the above substances should not be seen as to limit the scope of the present invention.
  • [0065]
    Further, a wedge bonding can be applied to the first and the second conductive wires 5 and 6 in order to lower the loop height. That is, the wedge bonding is constructed in such a manner that an end of the conductive wire is bonded on the substrate by stitch bonding. Then, the other end of the conductive wire is bonded on the input-output pad of the semiconductor chip by stitch bonding.
  • [0066]
    Also, in the FIG. 4, the input-output pads 2 c of the second semiconductor chip 2 are bonded to substrate 7 by the reverse bonding of conductive wires 6. However, the normal bonding manner is also possible. Furthermore, the second semiconductor chip 2 of the edge pad type is illustrated in FIG. 4. However, the center pad type is also possible. In this case, the second conductive wires 6 are generally bonded to substrate 7 by the reverse bonding or wedge bonding.
  • [0067]
    Meanwhile, the stacking structures according to the present invention are described on the basis of the first and the second semiconductor chips 1 and 2. However, a plurality of semiconductor chips (for example, a third semiconductor chip, a fourth semiconductor chip, etc.) may be stacked one up on another. It will be appreciated by those persons skilled in the art that such an arrangement is optional. In other words, the present invention is not limited by a number of the stacked semiconductor chips.
  • [0068]
    Referring to FIG. 5, a sectional view of another embodiment of the present invention is illustrated. The stacking structure of the semiconductor chip is identical with that of FIG. 1. As shown in the FIG. 5, a substrate 70 having a substantially plate form is provided. The substrate 70 includes resin layer 71, a plurality of circuit patterns 72 formed at a top and bottom of the resin layer 71 and a plurality of conductive via 73 connecting the top and bottom circuit patterns 72. The substrate 70, as is generally known, may be a printed circuit board, circuit tape or circuit film. The listing of the substrates 70 should not be seen as to limit the scope of the present invention.
  • [0069]
    A first semiconductor chip 1 is bonded on a surface of the substrate 70. The semiconductor chip 1 includes a first surface 1 a and a second surface 1 b, which are substantially in a flat type. A plurality of input-output pads 1 c are formed on the second surface 1 b of the first semiconductor chip 1.
  • [0070]
    The input-output pads 1 c of the first semiconductor chip 1 and some top circuit patterns 72 of the substrate 70 are bonded to each other by the first conductive wires 5.
  • [0071]
    An adhesive layer 3 having a predetermined thickness is bonded on the second surface 1 bof the first semiconductor chip 1.
  • [0072]
    A second semiconductor chip 2 having a first surface 2 a and a second surface 2 b, which are substantially in a flat type, is positioned on the upper part of the adhesive layer 3. A plurality of input-output pads 2 c are formed on the second surface 2 b of the second semiconductor chip 2. Further, an insulator 4 is formed on the first surface 2 a of the second semiconductor chip 2. The input-output pads 2 c of the second semiconductor chip 2 and others top circuit patterns 72 of the substrate 70 are bonded to each other by the second conductive wires 6.
  • [0073]
    Moreover, the first semiconductor chip 1, the adhesive layer 3, the second semiconductor chip 2, insulator 4, the first and the second conductive wires 5 and 6 are sealed with sealing material, such as an epoxy molding compound. The area sealed with the sealing material is defined as a sealing part 8.
  • [0074]
    Finally, conductive balls 9 such as solder balls are fused to the bottom circuit patterns of the substrate 70. Such semiconductor package 15 can be mounted to a mother board later.
  • [0075]
    Referring to FIG. 6, a sectional view of another embodiment of the present invention is illustrated. The stacking structure of the semiconductor chip is identical with that of FIG. 1. Since the semiconductor package 16 is constructed in a similar manner to the semiconductor package 15 of FIG. 5, only differences existing there between will be described herein below.
  • [0076]
    As shown in FIG. 6, a perforating hole 74 of which size is larger than that of the semiconductor chip 1 is formed on a center of the substrate 70. A plurality of circuit patterns 72 are formed at the outside of the perforating hole 74. The semiconductor chip 1 is located in the perforating hole 75 so as to form a thinner semiconductor package 15. The input-output pads 1 c of the semiconductor chip 1 are bonded to circuit patterns 72 by the first conductive wires 5.
  • [0077]
    Furthermore, the sealing part 8 is formed inside at the perforating hole 74, and the first surface 1 a of the semiconductor chip 1 is exposed outward from the sealing part 8 so as to increase the heat dissipation capability of the first semiconductor chip 1.
  • [0078]
    Since the semiconductor chip and the substrate is overlapped by each other, the total thickness of the semiconductor package 15 becomes thinner. Furthermore, since the first surface 1 a of the semiconductor chip 1 is exposed outward from the sealing part 8, the semiconductor package 15 increases its heat dissipation capability.
  • [0079]
    Referring to FIG. 7, a sectional view of another embodiment of the present invention is illustrated. A stacking structure of the semiconductor chip is identical with that of FIG. 1. As shown in FIG. 7, a substrate 80 having a substantially plate form is provided. The substrate 80 includes chip mounting plate 81 and a plurality of leads 82 formed at an outside of the chip mounting plate 81. Such a substrate 80, as is generally known, may be a conventional lead frame or a micro lead frame (MLF).
  • [0080]
    A first semiconductor chip 1 is bonded to the chip mounting plate 81 of the substrate 80. The semiconductor chip 1 includes a first surface 1 a and a second surface 1 b, which are substantially flat in nature. A plurality of input-output pads 1 c are formed on the second surface 1 b of the first semiconductor chip 1. The input-output pads 1 c of the first semiconductor chip 1 and some leads 82 of the substrate 80 are bonded to each other by the first conductive wires 5.
  • [0081]
    An adhesive layer 3 having a predetermined thickness is bonded on the second surface 1 b of the first semiconductor chip 1.
  • [0082]
    A second semiconductor chip 2 having a first surface 2 a and a second surface 2 b, which are substantially flat in nature, is positioned on the upper part of the adhesive layer 3. A plurality of input-output pads 2 c are formed on the second surface 2 b of the second semiconductor chip 2. An insulator 4 is formed on the first surface 2 a of the second semiconductor chip 2.
  • [0083]
    The input-output pads 2 c of the second semiconductor chip 2 and others leads 82 of the substrate 80 are bonded to each other by the second conductive wires 6.
  • [0084]
    Moreover, the first semiconductor chip 1, the adhesive layer 3, the second semiconductor chip 2, insulator 4, the first and the second conductive wires 5 and 6, and the substrate 80 are sealed with sealing material, such as an epoxy molding compound. The area sealed with the sealing material is defined as a sealing part 8. Here, a bottom surface of the chip mounting plate 81 and plurality of leads 82 are exposed outward from the sealing part 8.
  • [0085]
    Also, these semiconductor packages 15, 16 and 17 can include the stacking structures illustrated in FIGS. 2, 3 and 4. Furthermore, the stacking structure according to the present invention is described on the basis of the first and the second semiconductor chips 1 and 2. However, a plurality of semiconductor chips (for example, a third semiconductor chip, a fourth semiconductor chip, etc.) may be stacked one up on another. It will be appreciated by those persons skilled in the art that such an arrangement is optional. In other words, the present invention is not limited by the number of the semiconductor chip.
  • [0086]
    According to the stacking structure of the semiconductor chip and the semiconductor package using it, the insulator is further formed on the first surface of the second semiconductor chip, where it can be electrically insulated while the conductive wire is contacted with the insulator.
  • [0087]
    Also, the insulator is made from a soft or elastic material, thereby preventing the mechanical damage of the conductive wire. Furthermore, the thickness of the adhesive layer can become thinner adequately in order to diminish a total thickness of the stacked semiconductor chip or package.
  • [0088]
    Moreover, the conductive wire is stuck to the insulator, thereby having the effect of preventing the leaning phenomenon of the conductive wire during the sealing process and or the like.
  • [0089]
    This disclosure provides exemplary embodiments of the present invention. The scope of the present invention is not limited by these exemplary embodiments. Numerous variations, whether explicitly provided for by the specification or implied by the specification, such as variations in structure, dimension, type of material and manufacturing process may be implemented by one of skill in the art in view of this disclosure.

Claims (32)

    What is claimed is:
  1. 1. A semiconductor package comprising:
    a substrate;
    a first semiconductor chip coupled to a surface of the substrate, the first semiconductor chip having first and second surfaces which are substantially flat in nature;
    an adhesive layer coupled to the second surface of the first semiconductor chip;
    a second semiconductor chip having first and second surfaces which are substantially flat in nature; and
    an insulator coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.
  2. 2. A semiconductor package in accordance with claim 1 further comprising:
    at least one input-output pad being formed on the second surface of the first semiconductor chip; and
    at least one first conductive wire connecting the input-output pad of the first semiconductor chip and the substrate.
  3. 3. A semiconductor package in accordance with claim 2 further comprising:
    at least one input-output pads formed on the second surface of the second semiconductor chip; and
    at least one second conductive wire connecting the input-output pads of the second semiconductor chip and the substrate.
  4. 4. A semiconductor package in accordance with claim 3 wherein the first semiconductor chip is an edge pad type semiconductor chip in which the input-output pad of the first semiconductor chip is formed at an inner circumference of the second surface.
  5. 5. A semiconductor package in accordance with claim 3 wherein the adhesive layer is one selected from a group consisting of: nonconductive liquid phase adhesive, a nonconductive adhesive tape, and combinations thereof.
  6. 6. A semiconductor package in accordance with claim 3 wherein the adhesive layer covers a part of the first conductive wire positioned on the input-output pad of the first semiconductor chip.
  7. 7. A semiconductor package in accordance with claim 3 wherein the insulator is one selected from a group consisting of: a nonconductive liquid phase adhesive, a nonconductive adhesive tape/film, a polyimide, an oxide layer, a nitride layer, and combinations thereof.
  8. 8. A semiconductor package in accordance with claim 3 wherein a first end of the first conductive wire is bonded on the substrate by ball bonding and a second end of the first conductive wire is bonded on the input-output pad of the first semiconductor chip by stitch bonding.
  9. 9. A semiconductor package in accordance with claim 8 wherein a conductive ball is formed on the input-output pad of the first semiconductor chip bonded by the stitch bonding.
  10. 10. A semiconductor package in accordance with claim 8 further comprising a supporter formed on the first conductive wire connected on the input-output pad so as to support the second semiconductor chip.
  11. 11. A semiconductor package in accordance with claim 3 wherein the first semiconductor chip is a center pad type semiconductor chip in which the input-output pad is formed at the center of the second surface thereof.
  12. 12. A semiconductor package in accordance with claim 3 wherein a first end of the first conductive wire is bonded on the substrate and a second end of the first conductive wire is bonded on the input-output pad of the first semiconductor chip by stitch bonding.
  13. 13. A semiconductor package in accordance with claim 11 wherein a first end of the first conductive wire is bonded on the substrate and a second end of the first conductive wire is bonded on the input-output pad of the first semiconductor chip by stitch bonding.
  14. 14. A semiconductor package in accordance with claim 11 wherein the adhesive layer is a nonconductive liquid phase adhesive.
  15. 15. A semiconductor package in accordance with claim 11 wherein the insulator is one selected from a group consisting of: a nonconductive liquid phase adhesive, a nonconductive adhesive tape/film, a polyimide, an oxide layer, a nitride layer, and combinations thereof.
  16. 16. A semiconductor package in accordance with claim 3 wherein a section of the first conductive wires is contacted with the insulator.
  17. 17. A semiconductor package comprising:
    a substrate on which a plurality of circuit patterns is formed;
    a first semiconductor chip having first and second surfaces wherein the first surface of the first semiconductor chip is coupled to the substrate,
    a plurality of input-output pads formed on the second surface of the first semiconductor chip;
    an adhesive layer coupled to the second surface of the first semiconductor chip;
    a second semiconductor chip having first and second surfaces;
    an insulator coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof;
    a plurality of input-output pads formed on the second surface thereof;
    a plurality of first conductive wires connecting the input-output pads of the first semiconductor chip and the circuit pattern of the substrate;
    a plurality of second conductive wires connecting the input-output pads of the second semiconductor chip and the circuit pattern of the substrate; and
    sealing part for sealing the first semiconductor chip, the adhesive layer, the second semiconductor chip, insulator, and the first and the second conductive wires with sealing material.
  18. 18. A semiconductor package in accordance with claim 17 wherein the substrate is one selected from a group consisting of a printed circuit board, a circuit tape, a circuit film, a lead frame, and combinations thereof.
  19. 19. A semiconductor package in accordance with claim 17 further comprising a conductive ball coupled to a surface of the substrate.
  20. 20. A semiconductor package in accordance with claim 17 wherein the substrate has a perforating hole of which size is larger than that of the first semiconductor chip.
  21. 21. A semiconductor package comprising:
    a substrate;
    a first semiconductor chip coupled to a surface of the substrate, the first semiconductor chip having first and second surfaces which are substantially flat in nature;
    an adhesive layer coupled to the second surface of the first semiconductor chip; and
    a second semiconductor chip having first and second surfaces which are substantially flat in nature; and
    means coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the means for preventing shorting of wirebonds.
  22. 22. A semiconductor package in accordance with claim 21 further comprising:
    at least one input-output pad being formed on the second surface of the first semiconductor chip;
    at least one first conductive wire connecting the input-output pad of the first semiconductor chip and the substrate;
    at least one input-output pads formed on the second surface of the second semiconductor chip; and
    at least one second conductive wire connecting the input-output pads of the second semiconductor chip and the substrate.
  23. 23. A method of forming a semiconductor package comprising:
    providing a substrate;
    coupling a first semiconductor chip to a surface of the substrate, the first semiconductor chip having first and second surfaces which are substantially flat in nature;
    laying an adhesive layer to the second surface of the first semiconductor chip; and
    providing a second semiconductor chip having first and second surfaces which are substantially flat in nature; and
    forming an insulator coupled to the first surface of the second semiconductor chip for preventing shorting of wirebonds wherein the second semiconductor chip is coupled to the adhesive layer by the insulator coupled to the first surface thereof.
  24. 24. The method of claim 23 further comprising:
    forming at least one input-output pad on the second surface of the first semiconductor chip; and
    coupling at least one first conductive wire from the input-output pad of the first semiconductor chip to the substrate.
  25. 25. The method of claim 23 further comprising:
    forming at least one input-output pads on the second surface of the second semiconductor chip; and
    connecting at least one second conductive wire from the input-output pads of the second semiconductor chip to the substrate.
  26. 26. The method of claim 23 further comprising:
    providing an edge pad type semiconductor chip as the first semiconductor chip; and
    forming the input-output pad of the first semiconductor chip at an inner circumference of the second surface.
  27. 27. The method of claim 23 further comprising:
    ball bonding a first end of the first conductive wire to the substrate; and
    stitch bonding a second end of the first conductive wire to the input-output pad of the first semiconductor chip.
  28. 28. The method of claim 27 further comprising forming a conductive ball on the input-output pad of the first semiconductor chip bonded by the stitch bonding.
  29. 29. The method of claim 27 further comprising forming a supporter on the first conductive wire connected on the input-output pad so as to support the second semiconductor chip.
  30. 30. The method of claim 23 further comprising:
    providing a center pad type semiconductor chip as the first semiconductor chip; and
    forming the input-output pad at a center of the second surface thereof.
  31. 31. The method of claim 23 further comprising:
    bonding a first end of the first conductive wire to the substrate; and
    stitch bonding a second end of the first conductive wire to the input-output pad of the first semiconductor chip.
  32. 32. The method of claim 30 further comprising:
    bonding a first end of the first conductive wire to the substrate; and
    stitch bonding a second end of the first conductive wire to the input-output pad of the first semiconductor chip.
US10015374 2001-03-09 2001-12-12 Stacking structure of semiconductor chips and semiconductor package using it Abandoned US20020125556A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
KR20010012326A KR100401020B1 (en) 2001-03-09 2001-03-09 Stacking structure of semiconductor chip and semiconductor package using it
KR2001-12326 2001-03-09

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11286970 US7485490B2 (en) 2001-03-09 2005-11-22 Method of forming a stacked semiconductor package
US12317649 US7863723B2 (en) 2001-03-09 2008-12-23 Adhesive on wire stacked semiconductor package
US12927533 US8143727B2 (en) 2001-03-09 2010-11-16 Adhesive on wire stacked semiconductor package

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11286970 Division US7485490B2 (en) 2001-03-09 2005-11-22 Method of forming a stacked semiconductor package

Publications (1)

Publication Number Publication Date
US20020125556A1 true true US20020125556A1 (en) 2002-09-12

Family

ID=36124719

Family Applications (4)

Application Number Title Priority Date Filing Date
US10015374 Abandoned US20020125556A1 (en) 2001-03-09 2001-12-12 Stacking structure of semiconductor chips and semiconductor package using it
US11286970 Active 2022-03-05 US7485490B2 (en) 2001-03-09 2005-11-22 Method of forming a stacked semiconductor package
US12317649 Active 2021-12-30 US7863723B2 (en) 2001-03-09 2008-12-23 Adhesive on wire stacked semiconductor package
US12927533 Active US8143727B2 (en) 2001-03-09 2010-11-16 Adhesive on wire stacked semiconductor package

Family Applications After (3)

Application Number Title Priority Date Filing Date
US11286970 Active 2022-03-05 US7485490B2 (en) 2001-03-09 2005-11-22 Method of forming a stacked semiconductor package
US12317649 Active 2021-12-30 US7863723B2 (en) 2001-03-09 2008-12-23 Adhesive on wire stacked semiconductor package
US12927533 Active US8143727B2 (en) 2001-03-09 2010-11-16 Adhesive on wire stacked semiconductor package

Country Status (2)

Country Link
US (4) US20020125556A1 (en)
KR (1) KR100401020B1 (en)

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030178710A1 (en) * 2002-03-21 2003-09-25 Samsung Electronics Co., Ltd. Semiconductor chip stack structure and method for forming the same
US20040009647A1 (en) * 2002-07-12 2004-01-15 Hidenori Hasegawa Method of manufacturing semiconductor device
US20040201088A1 (en) * 2003-04-08 2004-10-14 Samsung Electronics Co., Ltd. Semiconductor multi-chip package and fabrication method
US20040224481A1 (en) * 2003-02-24 2004-11-11 Seiko Epson Corporation Semiconductor devices, manufacturing methods therefor, circuit substrates and electronic devices
US20040227226A1 (en) * 2003-05-16 2004-11-18 Via Technologies, Inc. Structure of multi-tier wire bonding for high frequency integrated circuits and method of layout for the same
EP1617474A1 (en) * 2004-07-14 2006-01-18 Swissbit Germany GmbH Memory module and manufacturing method thereof
US20060038273A1 (en) * 2004-08-17 2006-02-23 Jicun Lu Electronic packages with dice landed on wire bonds
US20060071317A1 (en) * 2004-10-04 2006-04-06 In-Ku Kang Multi-chip package and method for manufacturing the same
US20060125093A1 (en) * 2003-07-31 2006-06-15 Samsung Electronics Co., Ltd. Multi-chip module having bonding wires and method of fabricating the same
US20060186525A1 (en) * 2005-02-02 2006-08-24 Horst Theuss Electronic component with stacked semiconductor chips and method for producing the same
US20070085184A1 (en) * 2005-10-13 2007-04-19 Stats Chippac Ltd. Stacked die packaging system
US20070229107A1 (en) * 2006-04-01 2007-10-04 Stats Chippac Ltd. Stacked integrated circuit package system with connection protection
US20080026506A1 (en) * 2003-04-08 2008-01-31 Samsung Electronics Co., Ltd. Semiconductor multi-chip package and fabrication method
US20080131998A1 (en) * 2006-12-01 2008-06-05 Hem Takiar Method of fabricating a film-on-wire bond semiconductor device
US20080128879A1 (en) * 2006-12-01 2008-06-05 Hem Takiar Film-on-wire bond semiconductor device
US20080173988A1 (en) * 2007-01-23 2008-07-24 Infineon Technologies Ag Gas phase precipitated polymers as highly insulating chip backside layer
US20080173992A1 (en) * 2007-01-23 2008-07-24 Infineon Technologies Ag Semiconductor device including isolation layer
US20080179757A1 (en) * 2007-01-31 2008-07-31 Kabushiki Kaisha Toshiba Stacked semiconductor device and method of manufacturing the same
US20080237824A1 (en) * 2006-02-17 2008-10-02 Amkor Technology, Inc. Stacked electronic component package having single-sided film spacer
US7485955B2 (en) 2004-03-22 2009-02-03 Samsung Electronics Co., Ltd. Semiconductor package having step type die and method for manufacturing the same
US7675180B1 (en) 2006-02-17 2010-03-09 Amkor Technology, Inc. Stacked electronic component package having film-on-wire spacer
US7863723B2 (en) 2001-03-09 2011-01-04 Amkor Technology, Inc. Adhesive on wire stacked semiconductor package
US20110304044A1 (en) * 2010-06-15 2011-12-15 Ming-Hong Lin Stacked chip package structure and its fabrication method
US8129849B1 (en) 2006-05-24 2012-03-06 Amkor Technology, Inc. Method of making semiconductor package with adhering portion
US20120108010A1 (en) * 2007-08-16 2012-05-03 Micron Technology, Inc. Stacked microelectronic devices and methods for manufacturing stacked microelectronic devices
US20120224332A1 (en) * 2011-03-02 2012-09-06 Yun Jaeun Integrated circuit packaging system with bump bonded dies and method of manufacture thereof
US20130015571A1 (en) * 2011-07-13 2013-01-17 Chun Jung Hwan Semiconductor Package And Method Of Manufacturing The Same
US20130032942A1 (en) * 2011-08-03 2013-02-07 Fujitsu Semiconductor Limited Semiconductor device and manufacturing method therefor
US20140239984A1 (en) * 2013-02-25 2014-08-28 Motorola Mobility Llc Capacitive Sensor
US9177944B2 (en) * 2010-12-03 2015-11-03 Xilinx, Inc. Semiconductor device with stacked power converter
US20160329294A1 (en) * 2015-05-07 2016-11-10 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9935075B2 (en) 2016-08-16 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7557443B2 (en) 2005-08-19 2009-07-07 Micron Technology, Inc. Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices
US7504284B2 (en) 2005-08-26 2009-03-17 Micron Technology, Inc. Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices
DE102006033222B4 (en) * 2006-07-18 2014-04-30 Epcos Ag Module having a flat structure and method for mounting
KR100809701B1 (en) * 2006-09-05 2008-03-06 삼성전자주식회사 Multi chip package having spacer for blocking inter-chip heat transfer
US8148825B2 (en) * 2007-06-05 2012-04-03 Stats Chippac Ltd. Integrated circuit package system with leadfinger
US20100044861A1 (en) * 2008-08-20 2010-02-25 Chin-Tien Chiu Semiconductor die support in an offset die stack
US8014163B2 (en) * 2008-12-12 2011-09-06 Kun Yuan Technology Co., Ltd. Package module for a memory IC chip
US20110084372A1 (en) 2009-10-14 2011-04-14 Advanced Semiconductor Engineering, Inc. Package carrier, semiconductor package, and process for fabricating same
US20110127654A1 (en) * 2009-11-27 2011-06-02 Advanced Semiconductor Engineering, Inc.., Semiconductor Package and Manufacturing Methods Thereof
US8569894B2 (en) * 2010-01-13 2013-10-29 Advanced Semiconductor Engineering, Inc. Semiconductor package with single sided substrate design and manufacturing methods thereof
US8372689B2 (en) * 2010-01-21 2013-02-12 Advanced Semiconductor Engineering, Inc. Wafer-level semiconductor device packages with three-dimensional fan-out and manufacturing methods thereof
US7999371B1 (en) 2010-02-09 2011-08-16 Amkor Technology, Inc. Heat spreader package and method
US8405213B2 (en) 2010-03-22 2013-03-26 Advanced Semiconductor Engineering, Inc. Semiconductor package including a stacking element
US20110241194A1 (en) * 2010-04-02 2011-10-06 Advanced Semiconductor Engineering, Inc. Stacked Semiconductor Device Package Assemblies with Reduced Wire Sweep and Manufacturing Methods Thereof
US8624374B2 (en) 2010-04-02 2014-01-07 Advanced Semiconductor Engineering, Inc. Semiconductor device packages with fan-out and with connecting elements for stacking and manufacturing methods thereof
US8941222B2 (en) 2010-11-11 2015-01-27 Advanced Semiconductor Engineering Inc. Wafer level semiconductor package and manufacturing methods thereof
US9406658B2 (en) 2010-12-17 2016-08-02 Advanced Semiconductor Engineering, Inc. Embedded component device and manufacturing methods thereof
US20120241954A1 (en) * 2011-03-24 2012-09-27 Conexant Systems, Inc. Unpackaged and packaged IC stacked in a system-in-package module
US8476111B2 (en) 2011-06-16 2013-07-02 Stats Chippac Ltd. Integrated circuit packaging system with intra substrate die and method of manufacture thereof
JP2014013836A (en) * 2012-07-04 2014-01-23 Ps4 Luxco S A R L Semiconductor device
KR20150043931A (en) * 2013-10-15 2015-04-23 삼성전자주식회사 Semiconductor package
JP6214337B2 (en) * 2013-10-25 2017-10-18 キヤノン株式会社 Electronic components, electronic devices and manufacturing method of the electronic component.
US9111846B1 (en) * 2014-04-16 2015-08-18 Gloval Unichip Corp. Assembly structure for connecting multiple dies into a system-in-package chip and the method thereof
KR101630180B1 (en) * 2014-09-22 2016-06-14 주식회사 에스에프에이반도체 Wire bonding structure and method thereof

Citations (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4763188A (en) * 1986-08-08 1988-08-09 Thomas Johnson Packaging system for multiple semiconductor devices
US5012323A (en) * 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5025306A (en) * 1988-08-09 1991-06-18 Texas Instruments Incorporated Assembly of semiconductor chips
US5291061A (en) * 1993-04-06 1994-03-01 Micron Semiconductor, Inc. Multi-chip stacked devices
US5323060A (en) * 1993-06-02 1994-06-21 Micron Semiconductor, Inc. Multichip module having a stacked chip arrangement
US5347429A (en) * 1990-11-14 1994-09-13 Hitachi, Ltd. Plastic-molded-type semiconductor device
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5463253A (en) * 1990-03-15 1995-10-31 Fujitsu Limited Semiconductor device having a plurality of chips
US5689135A (en) * 1995-12-19 1997-11-18 Micron Technology, Inc. Multi-chip device and method of fabrication employing leads over and under processes
US5696031A (en) * 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5715147A (en) * 1990-12-20 1998-02-03 Kabushiki Kaisha Toshiba Semiconductor device having an interconnecting circuit board
US5721452A (en) * 1995-08-16 1998-02-24 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5739581A (en) * 1995-11-17 1998-04-14 National Semiconductor Corporation High density integrated circuit package assembly with a heatsink between stacked dies
US5815372A (en) * 1997-03-25 1998-09-29 Intel Corporation Packaging multiple dies on a ball grid array substrate
US5866949A (en) * 1996-12-02 1999-02-02 Minnesota Mining And Manufacturing Company Chip scale ball grid array for integrated circuit packaging
US5886412A (en) * 1995-08-16 1999-03-23 Micron Technology, Inc. Angularly offset and recessed stacked die multichip device
US5952725A (en) * 1996-02-20 1999-09-14 Micron Technology, Inc. Stacked semiconductor devices
US6005778A (en) * 1995-06-15 1999-12-21 Honeywell Inc. Chip stacking and capacitor mounting arrangement including spacers
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US6051886A (en) * 1995-08-16 2000-04-18 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US6057598A (en) * 1997-01-31 2000-05-02 Vlsi Technology, Inc. Face on face flip chip integration
US6072243A (en) * 1996-11-26 2000-06-06 Sharp Kabushiki Kaisha Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof
US6080264A (en) * 1996-05-20 2000-06-27 Micron Technology, Inc. Combination of semiconductor interconnect
US6118176A (en) * 1999-04-26 2000-09-12 Advanced Semiconductor Engineering, Inc. Stacked chip assembly utilizing a lead frame
US6133637A (en) * 1997-01-24 2000-10-17 Rohm Co., Ltd. Semiconductor device having a plurality of semiconductor chips
US6157080A (en) * 1997-11-06 2000-12-05 Sharp Kabushiki Kaisha Semiconductor device using a chip scale package
US6163076A (en) * 1999-06-04 2000-12-19 Advanced Semiconductor Engineering, Inc. Stacked structure of semiconductor package
US6214641B1 (en) * 1996-06-25 2001-04-10 Micron Technology, Inc. Method of fabricating a multi-chip module
US6215193B1 (en) * 1999-04-21 2001-04-10 Advanced Semiconductor Engineering, Inc. Multichip modules and manufacturing method therefor
US6252305B1 (en) * 2000-02-29 2001-06-26 Advanced Semiconductor Engineering, Inc. Multichip module having a stacked chip arrangement
US6258626B1 (en) * 2000-07-06 2001-07-10 Advanced Semiconductor Engineering, Inc. Method of making stacked chip package
US20010023994A1 (en) * 2000-03-07 2001-09-27 Takahiro Oka Semiconductor device and the method for manufacturing the same
US6316838B1 (en) * 1999-10-29 2001-11-13 Fujitsu Limited Semiconductor device
US6326696B1 (en) * 1998-02-04 2001-12-04 International Business Machines Corporation Electronic package with interconnected chips
US6333562B1 (en) * 2000-07-13 2001-12-25 Advanced Semiconductor Engineering, Inc. Multichip module having stacked chip arrangement
US6340846B1 (en) * 2000-12-06 2002-01-22 Amkor Technology, Inc. Making semiconductor packages with stacked dies and reinforced wire bonds
US20020014689A1 (en) * 2000-07-17 2002-02-07 Lo Randy H.Y. Multiple stacked-chip packaging structure
US20020030263A1 (en) * 1999-02-08 2002-03-14 Salman Akram Multiple die stack apparatus employing T-shaped interposer elements
US6359340B1 (en) * 2000-07-28 2002-03-19 Advanced Semiconductor Engineering, Inc. Multichip module having a stacked chip arrangement
US6365966B1 (en) * 2000-08-07 2002-04-02 Advanced Semiconductor Engineering, Inc. Stacked chip scale package
US6388313B1 (en) * 2001-01-30 2002-05-14 Siliconware Precision Industries Co., Ltd. Multi-chip module
US6387728B1 (en) * 1999-11-09 2002-05-14 Advanced Semiconductor Engineering, Inc. Method for fabricating a stacked chip package
US20020064905A1 (en) * 1999-12-20 2002-05-30 Park Young Kuk Wire bonding method and semiconductor package manufactured using the same
US20020096755A1 (en) * 2001-01-24 2002-07-25 Yasuki Fukui Semiconductor device
US6437449B1 (en) * 2001-04-06 2002-08-20 Amkor Technology, Inc. Making semiconductor devices having stacked dies with biased back surfaces
US6476475B1 (en) * 2000-06-29 2002-11-05 Advanced Micro Devices, Inc. Stacked SRAM die package
US20020171136A1 (en) * 2001-05-15 2002-11-21 Fujitsu Limited Semiconductor device with stack of semiconductor chips
US20020195624A1 (en) * 2000-07-20 2002-12-26 Glenn Thomas P. Method of making a semiconductor package including stacked semiconductor dies
US20030001252A1 (en) * 2000-03-25 2003-01-02 Ku Jae Hun Semiconductor package including stacked chips
US6503776B2 (en) * 2001-01-05 2003-01-07 Advanced Semiconductor Engineering, Inc. Method for fabricating stacked chip package
US20030038356A1 (en) * 2001-08-24 2003-02-27 Derderian James M Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods
US20030038355A1 (en) * 2001-08-24 2003-02-27 Derderian James M. Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer
US6531784B1 (en) * 2000-06-02 2003-03-11 Amkor Technology, Inc. Semiconductor package with spacer strips
US6552416B1 (en) * 2000-09-08 2003-04-22 Amkor Technology, Inc. Multiple die lead frame package with enhanced die-to-die interconnect routing using internal lead trace wiring
US20030137042A1 (en) * 2001-06-21 2003-07-24 Mess Leonard E. Stacked mass storage flash memory package
US6603072B1 (en) * 2001-04-06 2003-08-05 Amkor Technology, Inc. Making leadframe semiconductor packages with stacked dies and interconnecting interposer
US20030189259A1 (en) * 2002-04-05 2003-10-09 Nec Electronics Corporation Semiconductor device and method for manufacturing the same
US20040041249A1 (en) * 2002-09-03 2004-03-04 United Test Center Inc. Stacked chip package with enhanced thermal conductivity
US20040126926A1 (en) * 2002-12-27 2004-07-01 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20040169285A1 (en) * 2002-02-19 2004-09-02 Vani Verma Memory module having interconnected and stacked integrated circuits
US20040241907A1 (en) * 2003-05-30 2004-12-02 Tomoko Higashino Method of manufacturing a semiconductor device

Family Cites Families (140)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US676753A (en) * 1901-02-23 1901-06-18 Ora E Case Shirt-waist fastener.
US3281606A (en) 1963-07-26 1966-10-25 Texas Instruments Inc Small light sensor package
US3880528A (en) * 1973-07-02 1975-04-29 Tektronix Inc Light probe
JPS59596Y2 (en) 1975-03-14 1984-01-09
JPS5662351A (en) 1979-10-26 1981-05-28 Hitachi Ltd Semiconductor device for memory
US4491865A (en) * 1982-09-29 1985-01-01 Welch Allyn, Inc. Image sensor assembly
GB8324228D0 (en) 1983-09-09 1983-10-12 Electronic Automation Ltd Image recording device
WO1985002060A1 (en) * 1983-10-24 1985-05-09 Sintra-Alcatel, S.A. Method for substituting an electronic component connected to the conductor tracks of a carrier substrate
JPS60182731A (en) 1984-02-29 1985-09-18 Toshiba Corp Semiconductor device
JPS61117858A (en) 1984-11-14 1986-06-05 Hitachi Ltd Semiconductor device
JPS628534A (en) 1985-07-04 1987-01-16 Seiko Epson Corp Mounting structure for semiconductor device
JPS62126661A (en) 1985-11-27 1987-06-08 Nec Corp Hybrid integrated circuit device
EP0262530B1 (en) 1986-09-23 1993-06-23 Siemens Aktiengesellschaft Semiconductor components having a power mosfet and control circuit
JPS63128736A (en) 1986-11-19 1988-06-01 Olympus Optical Co Ltd Semiconductor element
JPS63244654A (en) 1987-03-31 1988-10-12 Toshiba Corp Plastic molded type integrated circuit device
JPS63308375A (en) * 1987-06-10 1988-12-15 Hitachi Device Eng Co Ltd Solid-state image sensing device
JP2603636B2 (en) 1987-06-24 1997-04-23 アキタ電子株式会社 Semiconductor device
JP2569053B2 (en) 1987-06-26 1997-01-08 キヤノン株式会社 Ime - Jisensa
JPS6428856U (en) 1987-08-13 1989-02-21
JP2642359B2 (en) 1987-09-11 1997-08-20 日立デバイスエンジニアリング株式会社 Semiconductor device
JPH0199248A (en) 1987-10-13 1989-04-18 Mitsubishi Electric Corp Semiconductor device
US5274456A (en) 1987-12-28 1993-12-28 Hitachi, Ltd. Semiconductor device and video camera unit using it and their manufacturing method
JPH0745140B2 (en) * 1988-06-07 1995-05-17 松下電器産業株式会社 Method of manufacturing a lens array
DK300689D0 (en) * 1988-06-21 1989-06-19 Rohm Co Ltd Apparatus for optically writing information
DE68911420T2 (en) 1988-08-18 1994-05-11 Seiko Epson Corp Solid-state imaging device.
US5122861A (en) * 1988-11-25 1992-06-16 Fuji Photo Film Co., Ltd. Solid state image pickup device having particular package structure
US5400072A (en) * 1988-12-23 1995-03-21 Hitachi, Ltd. Video camera unit having an airtight mounting arrangement for an image sensor chip
JPH03165550A (en) 1989-11-24 1991-07-17 Hitachi Cable Ltd High mounting density type semiconductor device
JPH03169062A (en) 1989-11-28 1991-07-22 Nec Kyushu Ltd Semiconductor device
JPH0428260A (en) 1990-05-23 1992-01-30 Matsushita Electric Ind Co Ltd Method of mounting semiconductor chip
JPH0456262A (en) 1990-06-25 1992-02-24 Matsushita Electron Corp Semiconductor integrated circuit device
JPH0496358A (en) 1990-08-13 1992-03-27 Casio Comput Co Ltd Printed wiring board
JP3216650B2 (en) * 1990-08-27 2001-10-09 オリンパス光学工業株式会社 The solid-state imaging device
JPH04111479A (en) 1990-08-31 1992-04-13 Sumitomo Electric Ind Ltd Light-receiving element
US5412229A (en) * 1990-08-31 1995-05-02 Sumitomo Electric Industries, Ltd. Semiconductor light detecting device making use of a photodiode chip
JP2871041B2 (en) 1990-09-06 1999-03-17 三菱電機株式会社 Semiconductor device
US5523289A (en) * 1991-04-15 1996-06-04 Abbott Laboratories Pharmaceutical composition
JPH0513665A (en) 1991-06-28 1993-01-22 Nec Corp Method for mounting tab chip
JPH0575015A (en) 1991-09-13 1993-03-26 Sharp Corp Semiconductor device
JP2954760B2 (en) * 1991-09-30 1999-09-27 ローム株式会社 Image sensor
JP3096171B2 (en) * 1991-09-30 2000-10-10 ローム株式会社 Image sensor and an electronic device mounted thereon
JPH05109975A (en) 1991-10-14 1993-04-30 Hitachi Ltd Resin-sealed type semiconductor device
JPH05136323A (en) 1991-11-13 1993-06-01 Nec Corp Integrated circuit device
US5902993A (en) * 1992-12-28 1999-05-11 Kyocera Corporation Image scanner for image inputting in computers, facsimiles word processor, and the like
WO1993023982A1 (en) 1992-05-11 1993-11-25 Nchip, Inc. Stacked devices for multichip modules
DE69324406T2 (en) * 1992-06-11 1999-11-11 Canon Kk Contact image sensor, process for its production and information processing apparatus
US5436492A (en) * 1992-06-23 1995-07-25 Sony Corporation Charge-coupled device image sensor
JP2843464B2 (en) * 1992-09-01 1999-01-06 シャープ株式会社 The solid-state imaging device
US5328079A (en) * 1993-03-19 1994-07-12 National Semiconductor Corporation Method of and arrangement for bond wire connecting together certain integrated circuit components
EP0619608B1 (en) 1993-04-07 1999-11-03 Mitsui Chemicals, Inc. Circuit board for optical devices
US5444520A (en) 1993-05-17 1995-08-22 Kyocera Corporation Image devices
US5617131A (en) * 1993-10-28 1997-04-01 Kyocera Corporation Image device having a spacer with image arrays disposed in holes thereof
JPH07142761A (en) 1993-11-18 1995-06-02 Mitsubishi Electric Corp Photoreceptor element and its array, device and method for sensing picture
JP3202856B2 (en) 1993-12-28 2001-08-27 株式会社リコー Image reading apparatus
US5655189A (en) 1994-05-27 1997-08-05 Kyocera Corporation Image device having thermally stable light emitting/receiving arrays and opposing lenses
JP3521099B2 (en) * 1994-11-29 2004-04-19 リンテック株式会社 Wafer processing sheet having a pressure-sensitive adhesive sheet and the adhesive sheet for adhesion prevention of the adhesive to the dicing ring frame
US6392703B1 (en) * 1995-02-28 2002-05-21 Canon Kabushiki Kaisha Optical apparatus for forming an object image on a sensing element
US6498624B1 (en) 1995-02-28 2002-12-24 Canon Kabushiki Kaisha Optical apparatus and image sensing apparatus mounted on the same surface of a board
US5825560A (en) 1995-02-28 1998-10-20 Canon Kabushiki Xaisha Optical apparatus
US5604362A (en) * 1995-04-24 1997-02-18 Xerox Corporation Filter architecture for a photosensitive chip
US6060722A (en) * 1995-05-15 2000-05-09 Havens; William H. Optical reader having illumination assembly including improved aiming pattern generator
KR20040004472A (en) 1995-05-31 2004-01-13 소니 가부시끼 가이샤 Image pickup apparatus, fabrication method thereof, image pickup adaptor apparatus, signal processing apparatus, signal processing method thereof, information processing apparatus, and information processing method
EP0753893B1 (en) 1995-07-13 2004-04-21 Eastman Kodak Company An image sensor assembly and packaging method
JPH09181287A (en) * 1995-10-24 1997-07-11 Sony Corp Light receiving device and manufacture thereof
US5804827A (en) 1995-10-27 1998-09-08 Nikon Corporation Infrared ray detection device and solid-state imaging apparatus
US5861654A (en) * 1995-11-28 1999-01-19 Eastman Kodak Company Image sensor assembly
JPH09167315A (en) * 1995-12-15 1997-06-24 Hitachi Ltd Thin film magnetic head functioning separately for recording/reproducing
US6011294A (en) * 1996-04-08 2000-01-04 Eastman Kodak Company Low cost CCD packaging
US6583444B2 (en) 1997-02-18 2003-06-24 Tessera, Inc. Semiconductor packages having light-sensitive chips
JPH10256470A (en) 1997-03-10 1998-09-25 Sanyo Electric Co Ltd Semiconductor device
JPH10321827A (en) 1997-05-16 1998-12-04 Sony Corp Image-pickup device and camera
US5821532A (en) 1997-06-16 1998-10-13 Eastman Kodak Company Imager package substrate
US5932875A (en) 1997-07-07 1999-08-03 Rockwell Science Center, Inc. Single piece integrated package and optical lid
US5811799A (en) 1997-07-31 1998-09-22 Wu; Liang-Chung Image sensor package having a wall with a sealed cover
US5904497A (en) * 1997-08-22 1999-05-18 Micron Technology, Inc. Method and apparatus for semiconductor assembly which includes testing of chips and replacement of bad chips prior to final assembly
US6037655A (en) * 1998-01-12 2000-03-14 Eastman Kodak Company Linear image sensor package assembly
JP3988239B2 (en) * 1998-03-19 2007-10-10 ソニー株式会社 A solid-state imaging device and a manufacturing method thereof
US6020582A (en) * 1998-03-31 2000-02-01 Intel Corporation Light selective element for imaging applications
US6011661A (en) * 1998-04-07 2000-01-04 Weng; Leo Optical holder for an optical apparatus
US6762796B1 (en) 1998-08-10 2004-07-13 Olympus Optical Co., Ltd. Image pickup module having integrated lens and semiconductor chip
US6130448A (en) 1998-08-21 2000-10-10 Gentex Corporation Optical sensor package and method of making same
US6084297A (en) * 1998-09-03 2000-07-04 Micron Technology, Inc. Cavity ball grid array apparatus
US6753922B1 (en) * 1998-10-13 2004-06-22 Intel Corporation Image sensor mounted by mass reflow
US6339255B1 (en) * 1998-10-24 2002-01-15 Hyundai Electronics Industries Co., Ltd. Stacked semiconductor chips in a single semiconductor package
DE19958229B4 (en) 1998-12-09 2007-05-31 Fuji Electric Co., Ltd., Kawasaki An optical semiconductor sensor device
US6184514B1 (en) * 1998-12-18 2001-02-06 Eastman Kodak Company Plastic cover for image sensors
US6234251B1 (en) * 1999-02-22 2001-05-22 Halliburton Energy Services, Inc. Resilient well cement compositions and methods
KR100319608B1 (en) 1999-03-09 2002-01-05 김영환 A stacked semiconductor package and the fabricating method thereof
JP3685947B2 (en) * 1999-03-15 2005-08-24 新光電気工業株式会社 Semiconductor device and manufacturing method thereof
US6147389A (en) 1999-06-04 2000-11-14 Silicon Film Technologies, Inc. Image sensor package with image plane reference
US6359334B1 (en) * 1999-06-08 2002-03-19 Micron Technology, Inc. Thermally conductive adhesive tape for semiconductor devices and method using the same
JP3344372B2 (en) * 1999-06-29 2002-11-11 日本電気株式会社 A method of manufacturing a semiconductor device
KR100333388B1 (en) * 1999-06-29 2002-04-18 박종섭 chip size stack package and method of fabricating the same
JP2001077301A (en) 1999-08-24 2001-03-23 Amkor Technology Korea Inc Semiconductor package and its manufacturing method
US6153927A (en) 1999-09-30 2000-11-28 Intel Corporation Packaged integrated processor and spatial light modulator
JP2001119006A (en) * 1999-10-19 2001-04-27 Sony Corp Imaging device and manufacturing method therefor
US6627864B1 (en) 1999-11-22 2003-09-30 Amkor Technology, Inc. Thin image sensor package
US6437446B1 (en) * 2000-03-16 2002-08-20 Oki Electric Industry Co., Ltd. Semiconductor device having first and second chips
US6384472B1 (en) * 2000-03-24 2002-05-07 Siliconware Precision Industries Co., Ltd Leadless image sensor package structure and method for making the same
US6545365B2 (en) * 2000-04-26 2003-04-08 Mitsubishi Denki Kabushiki Kaisha Resin-sealed chip stack type semiconductor device
US6384397B1 (en) * 2000-05-10 2002-05-07 National Semiconductor Corporation Low cost die sized module for imaging application having a lens housing assembly
US6429047B1 (en) 2000-05-19 2002-08-06 Siliconware Precision Industries Co., Ltd. Semiconductor package which has no resinous flash formed on lead frame and method for manufacturing the same
US6593662B1 (en) 2000-06-16 2003-07-15 Siliconware Precision Industries Co., Ltd. Stacked-die package structure
JP2002093992A (en) 2000-09-13 2002-03-29 Seiko Epson Corp Semiconductor device and manufacturing method therefor
JP3827520B2 (en) 2000-11-02 2006-09-27 株式会社ルネサステクノロジ Semiconductor device
US6509560B1 (en) * 2000-11-13 2003-01-21 Amkor Technology, Inc. Chip size image sensor in wirebond package with step-up ring for electrical contact
JP4501279B2 (en) 2000-12-27 2010-07-14 ソニー株式会社 Integrated electronic component and the integrated method
US6545332B2 (en) 2001-01-17 2003-04-08 Siliconware Precision Industries Co., Ltd. Image sensor of a quad flat package
JP2002222889A (en) 2001-01-24 2002-08-09 Nec Kyushu Ltd Semiconductor device and method of manufacturing the same
KR100401020B1 (en) * 2001-03-09 2003-10-08 앰코 테크놀로지 코리아 주식회사 Stacking structure of semiconductor chip and semiconductor package using it
US6559526B2 (en) * 2001-04-26 2003-05-06 Macronix International Co., Ltd. Multiple-step inner lead of leadframe
DE10142120A1 (en) * 2001-08-30 2003-03-27 Infineon Technologies Ag Electronic component has semiconductor chips whose passive back sides are fastened to top side of carrier substrate and active chip surface, respectively
US6680531B2 (en) * 2001-09-13 2004-01-20 Siliconware Precision Industries Co., Ltd. Multi-chip semiconductor package
US6555917B1 (en) * 2001-10-09 2003-04-29 Amkor Technology, Inc. Semiconductor package having stacked semiconductor chips and method of making the same
US6514795B1 (en) * 2001-10-10 2003-02-04 Micron Technology, Inc. Packaged stacked semiconductor die and method of preparing same
US6620651B2 (en) 2001-10-23 2003-09-16 National Starch And Chemical Investment Holding Corporation Adhesive wafers for die attach application
KR100412272B1 (en) * 2001-11-21 2003-12-31 미래산업 주식회사 A Coplanarity Inspection System and a Method Thereof of Package
US20030127719A1 (en) 2002-01-07 2003-07-10 Picta Technology, Inc. Structure and process for packaging multi-chip
US6885093B2 (en) * 2002-02-28 2005-04-26 Freescale Semiconductor, Inc. Stacked die semiconductor device
US20030178715A1 (en) 2002-03-20 2003-09-25 Bae Systems Method for stacking chips within a multichip module package
KR20030075860A (en) 2002-03-21 2003-09-26 삼성전자주식회사 Structure for stacking semiconductor chip and stacking method
JP3679786B2 (en) * 2002-06-25 2005-08-03 松下電器産業株式会社 Manufacturing method of a semiconductor device
KR100472286B1 (en) * 2002-09-13 2005-03-10 삼성전자주식회사 Semiconductor chip package that adhesive tape is attached on the bonding wire
US6838761B2 (en) * 2002-09-17 2005-01-04 Chippac, Inc. Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield
JP3702961B2 (en) 2002-10-04 2005-10-05 東洋通信機株式会社 Method for manufacturing a surface-mounted saw device
US7057269B2 (en) * 2002-10-08 2006-06-06 Chippac, Inc. Semiconductor multi-package module having inverted land grid array (LGA) package stacked over ball grid array (BGA) package
KR100508682B1 (en) * 2002-11-20 2005-08-17 삼성전자주식회사 Stack chip package of heat emission type using dummy wire
JP4519398B2 (en) * 2002-11-26 2010-08-04 Towa株式会社 Method for manufacturing a resin-sealed semiconductor device and a method
US6713857B1 (en) * 2002-12-05 2004-03-30 Ultra Tera Corporation Low profile stacked multi-chip semiconductor package with chip carrier having opening and fabrication method of the semiconductor package
US6833287B1 (en) 2003-06-16 2004-12-21 St Assembly Test Services Inc. System for semiconductor package with stacked dies
KR100594229B1 (en) * 2003-09-19 2006-07-03 삼성전자주식회사 Semiconductor package including a chip or plural chips and method for manufacturing the semiconductor package
JP4381779B2 (en) * 2003-11-17 2009-12-09 株式会社ルネサステクノロジ Multi-chip module
WO2005059967A3 (en) * 2003-12-17 2009-06-04 Chippac Inc Multiple chip package module having inverted package stacked over die
US6937477B2 (en) 2004-01-21 2005-08-30 Global Advanced Packaging Technology H.K. Limited Structure of gold fingers
JP4406300B2 (en) 2004-02-13 2010-01-27 株式会社東芝 Semiconductor device and manufacturing method thereof
JP4434778B2 (en) * 2004-02-25 2010-03-17 Necエレクトロニクス株式会社 Semiconductor device
US7205651B2 (en) * 2004-04-16 2007-04-17 St Assembly Test Services Ltd. Thermally enhanced stacked die package and fabrication method
US7215031B2 (en) * 2004-11-10 2007-05-08 Oki Electric Industry Co., Ltd. Multi chip package
US7675180B1 (en) * 2006-02-17 2010-03-09 Amkor Technology, Inc. Stacked electronic component package having film-on-wire spacer
US7633144B1 (en) 2006-05-24 2009-12-15 Amkor Technology, Inc. Semiconductor package

Patent Citations (70)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4763188A (en) * 1986-08-08 1988-08-09 Thomas Johnson Packaging system for multiple semiconductor devices
US5025306A (en) * 1988-08-09 1991-06-18 Texas Instruments Incorporated Assembly of semiconductor chips
US5012323A (en) * 1989-11-20 1991-04-30 Micron Technology, Inc. Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5463253A (en) * 1990-03-15 1995-10-31 Fujitsu Limited Semiconductor device having a plurality of chips
US5347429A (en) * 1990-11-14 1994-09-13 Hitachi, Ltd. Plastic-molded-type semiconductor device
US5715147A (en) * 1990-12-20 1998-02-03 Kabushiki Kaisha Toshiba Semiconductor device having an interconnecting circuit board
US5502289A (en) * 1992-05-22 1996-03-26 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5422435A (en) * 1992-05-22 1995-06-06 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
US5495398A (en) * 1992-05-22 1996-02-27 National Semiconductor Corporation Stacked multi-chip modules and method of manufacturing
USRE36613E (en) * 1993-04-06 2000-03-14 Micron Technology, Inc. Multi-chip stacked devices
US5291061A (en) * 1993-04-06 1994-03-01 Micron Semiconductor, Inc. Multi-chip stacked devices
US5323060A (en) * 1993-06-02 1994-06-21 Micron Semiconductor, Inc. Multichip module having a stacked chip arrangement
US6005778A (en) * 1995-06-15 1999-12-21 Honeywell Inc. Chip stacking and capacitor mounting arrangement including spacers
US6051886A (en) * 1995-08-16 2000-04-18 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5721452A (en) * 1995-08-16 1998-02-24 Micron Technology, Inc. Angularly offset stacked die multichip device and method of manufacture
US5886412A (en) * 1995-08-16 1999-03-23 Micron Technology, Inc. Angularly offset and recessed stacked die multichip device
US5739581A (en) * 1995-11-17 1998-04-14 National Semiconductor Corporation High density integrated circuit package assembly with a heatsink between stacked dies
US6013948A (en) * 1995-11-27 2000-01-11 Micron Technology, Inc. Stackable chip scale semiconductor package with mating contacts on opposed surfaces
US5689135A (en) * 1995-12-19 1997-11-18 Micron Technology, Inc. Multi-chip device and method of fabrication employing leads over and under processes
US5952725A (en) * 1996-02-20 1999-09-14 Micron Technology, Inc. Stacked semiconductor devices
US6140149A (en) * 1996-02-20 2000-10-31 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US6080264A (en) * 1996-05-20 2000-06-27 Micron Technology, Inc. Combination of semiconductor interconnect
US6214641B1 (en) * 1996-06-25 2001-04-10 Micron Technology, Inc. Method of fabricating a multi-chip module
US5973403A (en) * 1996-11-20 1999-10-26 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US5696031A (en) * 1996-11-20 1997-12-09 Micron Technology, Inc. Device and method for stacking wire-bonded integrated circuit dice on flip-chip bonded integrated circuit dice
US6072243A (en) * 1996-11-26 2000-06-06 Sharp Kabushiki Kaisha Semiconductor integrated circuit device capable of surely electrically insulating two semiconductor chips from each other and fabricating method thereof
US5866949A (en) * 1996-12-02 1999-02-02 Minnesota Mining And Manufacturing Company Chip scale ball grid array for integrated circuit packaging
US6133637A (en) * 1997-01-24 2000-10-17 Rohm Co., Ltd. Semiconductor device having a plurality of semiconductor chips
US6057598A (en) * 1997-01-31 2000-05-02 Vlsi Technology, Inc. Face on face flip chip integration
US5815372A (en) * 1997-03-25 1998-09-29 Intel Corporation Packaging multiple dies on a ball grid array substrate
US6157080A (en) * 1997-11-06 2000-12-05 Sharp Kabushiki Kaisha Semiconductor device using a chip scale package
US6326696B1 (en) * 1998-02-04 2001-12-04 International Business Machines Corporation Electronic package with interconnected chips
US20020030262A1 (en) * 1999-02-08 2002-03-14 Salman Akram Multiple die stack apparatus employing T-shaped interposer elements
US20020030263A1 (en) * 1999-02-08 2002-03-14 Salman Akram Multiple die stack apparatus employing T-shaped interposer elements
US6215193B1 (en) * 1999-04-21 2001-04-10 Advanced Semiconductor Engineering, Inc. Multichip modules and manufacturing method therefor
US6118176A (en) * 1999-04-26 2000-09-12 Advanced Semiconductor Engineering, Inc. Stacked chip assembly utilizing a lead frame
US6163076A (en) * 1999-06-04 2000-12-19 Advanced Semiconductor Engineering, Inc. Stacked structure of semiconductor package
US6316838B1 (en) * 1999-10-29 2001-11-13 Fujitsu Limited Semiconductor device
US6387728B1 (en) * 1999-11-09 2002-05-14 Advanced Semiconductor Engineering, Inc. Method for fabricating a stacked chip package
US20030199118A1 (en) * 1999-12-20 2003-10-23 Amkor Technology, Inc. Wire bonding method for a semiconductor package
US20020064905A1 (en) * 1999-12-20 2002-05-30 Park Young Kuk Wire bonding method and semiconductor package manufactured using the same
US6252305B1 (en) * 2000-02-29 2001-06-26 Advanced Semiconductor Engineering, Inc. Multichip module having a stacked chip arrangement
US6461897B2 (en) * 2000-02-29 2002-10-08 Advanced Semiconductor Engineering, Inc. Multichip module having a stacked chip arrangement
US20010023994A1 (en) * 2000-03-07 2001-09-27 Takahiro Oka Semiconductor device and the method for manufacturing the same
US20030001252A1 (en) * 2000-03-25 2003-01-02 Ku Jae Hun Semiconductor package including stacked chips
US6531784B1 (en) * 2000-06-02 2003-03-11 Amkor Technology, Inc. Semiconductor package with spacer strips
US6476475B1 (en) * 2000-06-29 2002-11-05 Advanced Micro Devices, Inc. Stacked SRAM die package
US6258626B1 (en) * 2000-07-06 2001-07-10 Advanced Semiconductor Engineering, Inc. Method of making stacked chip package
US6333562B1 (en) * 2000-07-13 2001-12-25 Advanced Semiconductor Engineering, Inc. Multichip module having stacked chip arrangement
US20020014689A1 (en) * 2000-07-17 2002-02-07 Lo Randy H.Y. Multiple stacked-chip packaging structure
US20020195624A1 (en) * 2000-07-20 2002-12-26 Glenn Thomas P. Method of making a semiconductor package including stacked semiconductor dies
US6359340B1 (en) * 2000-07-28 2002-03-19 Advanced Semiconductor Engineering, Inc. Multichip module having a stacked chip arrangement
US6365966B1 (en) * 2000-08-07 2002-04-02 Advanced Semiconductor Engineering, Inc. Stacked chip scale package
US6552416B1 (en) * 2000-09-08 2003-04-22 Amkor Technology, Inc. Multiple die lead frame package with enhanced die-to-die interconnect routing using internal lead trace wiring
US6340846B1 (en) * 2000-12-06 2002-01-22 Amkor Technology, Inc. Making semiconductor packages with stacked dies and reinforced wire bonds
US6503776B2 (en) * 2001-01-05 2003-01-07 Advanced Semiconductor Engineering, Inc. Method for fabricating stacked chip package
US20020096755A1 (en) * 2001-01-24 2002-07-25 Yasuki Fukui Semiconductor device
US6388313B1 (en) * 2001-01-30 2002-05-14 Siliconware Precision Industries Co., Ltd. Multi-chip module
US6437449B1 (en) * 2001-04-06 2002-08-20 Amkor Technology, Inc. Making semiconductor devices having stacked dies with biased back surfaces
US6603072B1 (en) * 2001-04-06 2003-08-05 Amkor Technology, Inc. Making leadframe semiconductor packages with stacked dies and interconnecting interposer
US20020171136A1 (en) * 2001-05-15 2002-11-21 Fujitsu Limited Semiconductor device with stack of semiconductor chips
US20030137042A1 (en) * 2001-06-21 2003-07-24 Mess Leonard E. Stacked mass storage flash memory package
US20030038355A1 (en) * 2001-08-24 2003-02-27 Derderian James M. Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer
US20030038356A1 (en) * 2001-08-24 2003-02-27 Derderian James M Semiconductor devices including stacking spacers thereon, assemblies including the semiconductor devices, and methods
US20040200885A1 (en) * 2001-08-24 2004-10-14 Derderian James M Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween
US20040169285A1 (en) * 2002-02-19 2004-09-02 Vani Verma Memory module having interconnected and stacked integrated circuits
US20030189259A1 (en) * 2002-04-05 2003-10-09 Nec Electronics Corporation Semiconductor device and method for manufacturing the same
US20040041249A1 (en) * 2002-09-03 2004-03-04 United Test Center Inc. Stacked chip package with enhanced thermal conductivity
US20040126926A1 (en) * 2002-12-27 2004-07-01 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20040241907A1 (en) * 2003-05-30 2004-12-02 Tomoko Higashino Method of manufacturing a semiconductor device

Cited By (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8143727B2 (en) 2001-03-09 2012-03-27 Amkor Technology, Inc. Adhesive on wire stacked semiconductor package
US7863723B2 (en) 2001-03-09 2011-01-04 Amkor Technology, Inc. Adhesive on wire stacked semiconductor package
US6977439B2 (en) * 2002-03-21 2005-12-20 Samsung Electronics Co., Ltd. Semiconductor chip stack structure
US20060049528A1 (en) * 2002-03-21 2006-03-09 Samsung Electronics Co., Ltd. Semiconductor chip stack structure and method for forming the same
US20030178710A1 (en) * 2002-03-21 2003-09-25 Samsung Electronics Co., Ltd. Semiconductor chip stack structure and method for forming the same
US20050121773A1 (en) * 2002-07-12 2005-06-09 Oki Electric Industry Co. Ltd. Method of manufacturing semiconductor device
US20040009647A1 (en) * 2002-07-12 2004-01-15 Hidenori Hasegawa Method of manufacturing semiconductor device
US6852570B2 (en) * 2002-07-12 2005-02-08 Oki Electric Industry Co., Ltd. Method of manufacturing a stacked semiconductor device
US7247949B2 (en) 2002-07-12 2007-07-24 Oki Electric Industry Co., Ltd. Semiconductor device with stacked chips
US20040224481A1 (en) * 2003-02-24 2004-11-11 Seiko Epson Corporation Semiconductor devices, manufacturing methods therefor, circuit substrates and electronic devices
US20040201088A1 (en) * 2003-04-08 2004-10-14 Samsung Electronics Co., Ltd. Semiconductor multi-chip package and fabrication method
US7298032B2 (en) * 2003-04-08 2007-11-20 Samsung Electronics Co., Ltd. Semiconductor multi-chip package and fabrication method
US20080026506A1 (en) * 2003-04-08 2008-01-31 Samsung Electronics Co., Ltd. Semiconductor multi-chip package and fabrication method
US20040227226A1 (en) * 2003-05-16 2004-11-18 Via Technologies, Inc. Structure of multi-tier wire bonding for high frequency integrated circuits and method of layout for the same
US20060125093A1 (en) * 2003-07-31 2006-06-15 Samsung Electronics Co., Ltd. Multi-chip module having bonding wires and method of fabricating the same
US7485955B2 (en) 2004-03-22 2009-02-03 Samsung Electronics Co., Ltd. Semiconductor package having step type die and method for manufacturing the same
EP1617474A1 (en) * 2004-07-14 2006-01-18 Swissbit Germany GmbH Memory module and manufacturing method thereof
US7166924B2 (en) * 2004-08-17 2007-01-23 Intel Corporation Electronic packages with dice landed on wire bonds
US20060038273A1 (en) * 2004-08-17 2006-02-23 Jicun Lu Electronic packages with dice landed on wire bonds
US7368811B2 (en) * 2004-10-04 2008-05-06 Samsung Electronics Co., Ltd Multi-chip package and method for manufacturing the same
US20060071317A1 (en) * 2004-10-04 2006-04-06 In-Ku Kang Multi-chip package and method for manufacturing the same
US20060186525A1 (en) * 2005-02-02 2006-08-24 Horst Theuss Electronic component with stacked semiconductor chips and method for producing the same
US20070085184A1 (en) * 2005-10-13 2007-04-19 Stats Chippac Ltd. Stacked die packaging system
US20080237824A1 (en) * 2006-02-17 2008-10-02 Amkor Technology, Inc. Stacked electronic component package having single-sided film spacer
US7675180B1 (en) 2006-02-17 2010-03-09 Amkor Technology, Inc. Stacked electronic component package having film-on-wire spacer
US8072083B1 (en) 2006-02-17 2011-12-06 Amkor Technology, Inc. Stacked electronic component package having film-on-wire spacer
US20070229107A1 (en) * 2006-04-01 2007-10-04 Stats Chippac Ltd. Stacked integrated circuit package system with connection protection
US7443037B2 (en) * 2006-04-01 2008-10-28 Stats Chippac Ltd. Stacked integrated circuit package system with connection protection
US8129849B1 (en) 2006-05-24 2012-03-06 Amkor Technology, Inc. Method of making semiconductor package with adhering portion
US20080131999A1 (en) * 2006-12-01 2008-06-05 Hem Takiar Method of die stacking using insulated wire bonds
US20080131998A1 (en) * 2006-12-01 2008-06-05 Hem Takiar Method of fabricating a film-on-wire bond semiconductor device
US20080128879A1 (en) * 2006-12-01 2008-06-05 Hem Takiar Film-on-wire bond semiconductor device
US20080128880A1 (en) * 2006-12-01 2008-06-05 Hem Takiar Die stacking using insulated wire bonds
US20080173988A1 (en) * 2007-01-23 2008-07-24 Infineon Technologies Ag Gas phase precipitated polymers as highly insulating chip backside layer
US7923823B2 (en) 2007-01-23 2011-04-12 Infineon Technologies Ag Semiconductor device with parylene coating
US8110906B2 (en) * 2007-01-23 2012-02-07 Infineon Technologies Ag Semiconductor device including isolation layer
US20080173992A1 (en) * 2007-01-23 2008-07-24 Infineon Technologies Ag Semiconductor device including isolation layer
US20080179757A1 (en) * 2007-01-31 2008-07-31 Kabushiki Kaisha Toshiba Stacked semiconductor device and method of manufacturing the same
US8039970B2 (en) * 2007-01-31 2011-10-18 Kabushiki Kaisha Toshiba Stacked semiconductor device and method of manufacturing the same
US8803307B2 (en) 2007-08-16 2014-08-12 Micron Technology, Inc. Stacked microelectronic devices and methods for manufacturing stacked microelectronic devices
US20120108010A1 (en) * 2007-08-16 2012-05-03 Micron Technology, Inc. Stacked microelectronic devices and methods for manufacturing stacked microelectronic devices
US8501546B2 (en) * 2007-08-16 2013-08-06 Micron Technology, Inc. Stacked microelectronic devices and methods for manufacturing stacked microelectronic devices
US9147623B2 (en) 2007-08-16 2015-09-29 Micron Technology, Inc. Stacked microelectronic devices and methods for manufacturing stacked microelectronic devices
US20110304044A1 (en) * 2010-06-15 2011-12-15 Ming-Hong Lin Stacked chip package structure and its fabrication method
US9177944B2 (en) * 2010-12-03 2015-11-03 Xilinx, Inc. Semiconductor device with stacked power converter
US20120224332A1 (en) * 2011-03-02 2012-09-06 Yun Jaeun Integrated circuit packaging system with bump bonded dies and method of manufacture thereof
US9024452B2 (en) * 2011-07-13 2015-05-05 Sts Semiconductor & Telecommunications Co., Ltd. Semiconductor package comprising an interposer and method of manufacturing the same
US20130015571A1 (en) * 2011-07-13 2013-01-17 Chun Jung Hwan Semiconductor Package And Method Of Manufacturing The Same
US20130032942A1 (en) * 2011-08-03 2013-02-07 Fujitsu Semiconductor Limited Semiconductor device and manufacturing method therefor
US8980692B2 (en) 2011-08-03 2015-03-17 Fujitsu Semiconductor Limited Semiconductor device manufacturing method
JP2013038106A (en) * 2011-08-03 2013-02-21 Fujitsu Semiconductor Ltd Semiconductor device and manufacturing method of semiconductor device
US8664775B2 (en) * 2011-08-03 2014-03-04 Fujitsu Semiconductor Limited Semiconductor device
US9842745B2 (en) 2012-02-17 2017-12-12 Invensas Corporation Heat spreading substrate with embedded interconnects
US9423418B2 (en) * 2013-02-25 2016-08-23 Google Technology Holdings LLC Capacitive sensor
US20140239984A1 (en) * 2013-02-25 2014-08-28 Motorola Mobility Llc Capacitive Sensor
US9852969B2 (en) 2013-11-22 2017-12-26 Invensas Corporation Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects
US9735084B2 (en) 2014-12-11 2017-08-15 Invensas Corporation Bond via array for thermal conductivity
US9888579B2 (en) 2015-03-05 2018-02-06 Invensas Corporation Pressing of wire bond wire tips to provide bent-over tips
US20160329294A1 (en) * 2015-05-07 2016-11-10 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9761554B2 (en) * 2015-05-07 2017-09-12 Invensas Corporation Ball bonding metal wire bond wires to metal pads
US9812402B2 (en) 2015-10-12 2017-11-07 Invensas Corporation Wire bond wires for interference shielding
US9911718B2 (en) 2015-11-17 2018-03-06 Invensas Corporation ‘RDL-First’ packaged microelectronic device for a package-on-package device
US9935075B2 (en) 2016-08-16 2018-04-03 Invensas Corporation Wire bonding method and apparatus for electromagnetic interference shielding

Also Published As

Publication number Publication date Type
KR100401020B1 (en) 2003-10-08 grant
US7863723B2 (en) 2011-01-04 grant
US20090134507A1 (en) 2009-05-28 application
US20060071315A1 (en) 2006-04-06 application
US20110089564A1 (en) 2011-04-21 application
US8143727B2 (en) 2012-03-27 grant
US7485490B2 (en) 2009-02-03 grant
KR20020072145A (en) 2002-09-14 application

Similar Documents

Publication Publication Date Title
US6175157B1 (en) Semiconductor device package for suppressing warping in semiconductor chips
US6441483B1 (en) Die stacking scheme
US6472746B2 (en) Semiconductor device having bonding wires serving as external connection terminals
US5384488A (en) Configuration and method for positioning semiconductor device bond pads using additional process layers
US6642610B2 (en) Wire bonding method and semiconductor package manufactured using the same
US6835598B2 (en) Stacked semiconductor module and method of manufacturing the same
US6333562B1 (en) Multichip module having stacked chip arrangement
US8072058B2 (en) Semiconductor package having a plurality input/output members
US6818474B2 (en) Method for manufacturing stacked chip package
US6462420B2 (en) Semiconductor chip and semiconductor device having a chip-on-chip structure
US6979895B2 (en) Semiconductor assembly of stacked substrates and multiple semiconductor dice
US5468994A (en) High pin count package for semiconductor device
US6977439B2 (en) Semiconductor chip stack structure
US5684330A (en) Chip-sized package having metal circuit substrate
US5710695A (en) Leadframe ball grid array package
US6621172B2 (en) Semiconductor device and method of fabricating the same, circuit board, and electronic equipment
US7189593B2 (en) Elimination of RDL using tape base flip chip on flex for die stacking
US7208343B2 (en) Semiconductor chip, chip stack package and manufacturing method
US7205651B2 (en) Thermally enhanced stacked die package and fabrication method
US6388313B1 (en) Multi-chip module
US20090045497A1 (en) Semiconductor device and method of manufacturing the same
US6531338B2 (en) Method of manufacturing a semiconductor structure having stacked semiconductor devices
US20030183917A1 (en) Stacked semiconductor packaging device
US20020158318A1 (en) Multi-chip module
US6621156B2 (en) Semiconductor device having stacked multi chip module structure

Legal Events

Date Code Title Description
AS Assignment

Owner name: AMKOR TECHNOLOGY, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OH, KWANG SEOK;PARK, JONG WOOK;PARK, YOUNG KUK;AND OTHERS;REEL/FRAME:012381/0097

Effective date: 20011204

Owner name: AMKOR TECHNOLOGY, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:OH, KWANG SEOK;PARK, JONG WOOK;PARK, YOUNG KUK;AND OTHERS;REEL/FRAME:012797/0389

Effective date: 20011204

AS Assignment

Owner name: AMKOR TECHNOLOGY, INC., ARIZONA

Free format text: RE-RECORD TO CORRECT THE NAME OF THE ASSIGNEE, PREVIOUSLY RECORDED ON REEL 012797 FRAME 0389, ASSIGNOR CONFIRMS THE ASSIGNMENT OF THE ENTIRE INTEREST.;ASSIGNORS:OH, KWANG SEOK;PARK, JONG WOOK;PARK, YOUNG KUK;AND OTHERS;REEL/FRAME:013051/0043

Effective date: 20011204