US20020121695A1 - Molded ball grid array - Google Patents

Molded ball grid array Download PDF

Info

Publication number
US20020121695A1
US20020121695A1 US10/120,814 US12081402A US2002121695A1 US 20020121695 A1 US20020121695 A1 US 20020121695A1 US 12081402 A US12081402 A US 12081402A US 2002121695 A1 US2002121695 A1 US 2002121695A1
Authority
US
United States
Prior art keywords
substrate
surface
plurality
set forth
cups
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/120,814
Inventor
William Stephenson
Bret Street
Todd Bolken
Original Assignee
Stephenson William R.
Street Bret K.
Bolken Todd O.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US09/568,676 priority Critical patent/US6400574B1/en
Application filed by Stephenson William R., Street Bret K., Bolken Todd O. filed Critical Stephenson William R.
Priority to US10/120,814 priority patent/US20020121695A1/en
Priority claimed from US10/230,569 external-priority patent/US6916683B2/en
Publication of US20020121695A1 publication Critical patent/US20020121695A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/4824Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826Connecting between the body and an opposite side of the item with respect to the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73215Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Abstract

A method and apparatus for encapsulating a BGA package. Specifically, the molded packaging material is configured to provide cups on the backside of the package, opposite the semiconductor device. The cups expose pads on the substrate and are configured to receive solder balls.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates generally to microelectronic packaging and, more particularly, to a method and apparatus for encapsulating a ball grid array (BGA) in a molding compound. [0002]
  • 2. Description of the Related Art [0003]
  • This section is intended to introduce the reader to various aspects of art which may be related to various aspects of the present invention which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art. [0004]
  • The packaging of electrical circuits is a key element in the technological development of any device containing electrical components. Several technologies have been developed to provide a means of mounting these electrical components on a surface of a substrate, such as a printed circuit board (PCB). Fine pitch surface mount (FPT), pin grid array (PGA), and ball grid array (BGA) are examples of leading surface mount technologies. [0005]
  • BGA technology offers several advantages over FPT and PGA. Among the most often cited advantages of BGA are: reduced co-planarity problems, since there are no leads; reduced placement problems; reduced paste printing problems; reduced handling damage; smaller size; better electrical and thermal performance; better package yield; better board assembly yield; higher interconnect density; multi-layer interconnect options; higher number of IO's for a given footprint; easier extension to multi-chip modules; and faster design-to-production cycle time. [0006]
  • A BGA semiconductor package generally includes a semiconductor chip mounted on the top surface of a substrate. The semiconductor chip may be electrically coupled to the substrate by bond wires. The substrate contains conductive routing which allows the signals to pass from the semiconductor chip on the top side of the substrate, through the substrate, and to pads on the backside of the substrate. A plurality of solder balls are deposited and electrically coupled to the pads on the backside of the substrate to be used as input/output terminals for electrically connecting the substrate to a PCB or other external device. [0007]
  • One problem with conventional BGA packaging is the need to protect the electrical interface between the chip and the substrate. To protect the semiconductor chip and bond wires from external elements such as moisture, dust, or impact, the semiconductor chip is often encapsulated in a molding compound. The implementation of the encapsulation process presents many challenges. [0008]
  • The present invention may address one or more of the problems set forth above. [0009]
  • SUMMARY OF THE INVENTION
  • Certain aspects commensurate in scope with the disclosed embodiments are set forth below. It should be understood that these aspects are presented merely to provide the reader with a brief summary of certain forms the invention might take and that these aspects are not intended to limit the scope of the invention. Indeed, the invention may encompass a variety of aspects that may not be set forth below. [0010]
  • In one embodiment of the present invention, there is provided a molded ball grid array including a substrate, a semiconductor chip attached to the substrate and a molding compound disposed on the substrate. The molding compound is deposited so as to form cups arranged to expose pads on the surface of the substrate. [0011]
  • In another embodiment of the present invention, there is provided a system having a processor and a memory circuit in communication with the processor. The memory circuit includes a substrate, a memory chip attached to the substrate and a molding compound disposed on the substrate. The molding compound is deposited so as to form cups arranged to expose pads on the surface of the substrate. [0012]
  • In yet another embodiment of the present invention, there is provided a memory module. The memory module includes a substrate, memory chips attached to the substrate and a molding compound disposed on the substrate. The molding compound is deposited so as to form cups arranged to expose pads on the surface of the substrate. [0013]
  • In still another embodiment of the present invention, there is provided a system for molding a die in a circuit package. The system includes a first support plate and a second support plate. The second support plate is proximately positioned with respect to the first support plate and has protrusions configured to form cups in the package to align with pads on the die. [0014]
  • In still another embodiment of the present invention, there is provided a method of molding a circuit package including the acts of: disposing the circuit package on a first support plate, the circuit package consisting of a semiconductor device coupled to a substrate; disposing a second support plate on the circuit package such that protrusions extending radially from the second support plate are brought in contact with pads on the substrate; and injecting a molding compound onto the circuit package.[0015]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • The foregoing and other advantages and features of the invention will become apparent upon reading the following detailed description and upon reference to the drawings in which: [0016]
  • FIG. 1 illustrates a block diagram of an exemplary processor-based device in accordance with the present invention; [0017]
  • FIG. 2 illustrates an exemplary memory array; [0018]
  • FIG. 3 illustrates an exemplary encapsulated circuit package; [0019]
  • FIG. 4 illustrates a cross sectional view of a BOC package; [0020]
  • FIG. 5 illustrates an encapsulated circuit package in accordance with the present invention; [0021]
  • FIG. 6 illustrates a cross-sectional view of an encapsulated circuit package in accordance with the present invention, taken along line [0022] 6-6;
  • FIG. 7A illustrates an enlarged view of the solder ball area illustrated in FIG. 6; [0023]
  • FIG. 7B illustrates an alternate embodiment of the solder ball area illustrated in FIG. 6; and [0024]
  • FIG. 8 illustrates an exploded view of an exemplary mold and circuit package used to create an encapsulated circuit package in accordance with the present invention.[0025]
  • DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS
  • One or more specific embodiments of the present invention will be described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming, but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure. [0026]
  • Turning now to the drawings, and referring initially to FIG. 1, a block diagram depicting an exemplary processor-based device generally designated by the reference numeral [0027] 10 is illustrated. The device 10 may be any of a variety of different types, such as a computer, pager, cellular telephone, personal organizer, control circuit, etc. In a typical processor-based device, a processor 12, such as a microprocessor, controls many of the functions of the device 10.
  • The device [0028] 10 typically includes a power supply 14. For instance, if the device 10 is portable, the power supply 14 would advantageously include permanent batteries, replaceable batteries, and/or rechargeable batteries. The power supply 14 may also include an AC adapter, so the device may be plugged into a wall outlet, for instance. In fact, the power supply 14 may also include a DC adapter, so that the device can be plugged into a vehicle cigarette lighter, for instance.
  • Various other devices may be coupled to the processor [0029] 12 depending upon the functions that the device 10 performs. For instance, a user interface 16 may be coupled to the processor 12. The user interface 16 may include buttons, switches, a keyboard, a light pen, a mouse, and/or a voice recognition system, for instance. A display 18 may also be coupled to the processor 12. The display 18 may include an LCD display, a CRT, LEDs, and/or an audio display, for example. Furthermore, an RF subsystem/baseband processor 20 may also be coupled to the processor 12. The RF subsystem/baseband processor 20 may include an antenna that is coupled to an RF receiver and to an RF transmitter (not shown). A communications port 22 may also be coupled to the processor 12. The communications port may be adapted to be coupled to a peripheral device 24, such as a modem, a printer, or a computer, for instance, or to a network, such as a local area network or the Internet, for instance. Volatile memory 26 and non-volatile memory 28 may also be coupled to the processor 12.
  • FIG. 2 illustrates a multi-chip memory array [0030] 29. For the sake of clarity, elements similar to the elements previously described will be designated by like reference numerals. The memory array 29 may be illustrative of volatile memory 26 or non-volatile memory 28. In this arrangement, a memory controller 31 is coupled to a plurality of memory devices 33. The memory controller 31 and the memory devices 33 are mounted in a planar fashion on the same substrate 35, such as a printed circuit board. Disadvantageously, this planar layout allows for only a limited number of memory devices 33 to be used depending on the surface area of the substrate 35.
  • FIG. 3 illustrates a partial cross-sectional view depicting an exemplary encapsulated circuit package [0031] 30. The circuit package 30 typically includes a semiconductor chip 40, such as a memory die. The semiconductor chip 40 is mounted on a substrate 50 and electrically coupled to the substrate 50 by bond wires 45. Bond wires 45 are attached to bond pads 46 on the first surface 42 of the semiconductor chip 40 and to bond pads 47 on the first surface 52 of the substrate 50. A molding compound 60 is generally used to encapsulate the semiconductor chip 40. The molding compound 60 protects the semiconductor chip 40 and the bond wires 45 from external elements. Terminals, such as pins or solder balls 70, may be disposed on the backside of the substrate 50 so that the circuit package 30 may be electrically coupled to a printed circuit board (PCB) to incorporate the circuit package 30 into a system. The substrate 50 also includes conductive routing and/or vias (not shown) to provide an electrical signal path from the solder pads 47 to the solder balls 70.
  • Alternately, a board-on-chip (BOC) circuit package may be encapsulated, with molding compound disposed on both surfaces of the substrate [0032] 51, as illustrated in FIG. 4. In this embodiment, the semiconductor chip 41 may be mounted with the first surface 42 of the semiconductor chip 41 placed in contact with the first surface 52 of the substrate 51. In this example, a slot 43 is formed in the substrate 51, and bond pads 46 on the first surface 42 of the semiconductor chip 41 are aligned so as to allow bond wires 45 to be attached to bond pads 46 on the first surface 42 of the semiconductor chip 41, and further attached to bond pads 47 on the second surface 54 of the substrate 51. During the encapsulation process, molding compound 60 may be disposed on the second surface 44 of the semiconductor chip 41 which is not in contact with the substrate 51 and may be disposed on the first surface 52 of the substrate 51. The molding compound 60 may be disposed through the slot 43 in the substrate 51 and on a portion of the second surface 54 of the substrate 51.
  • FIG. 5 illustrates an encapsulated circuit package [0033] 75 in accordance with the present invention. The molding compound 60 is used to encapsulate the entire circuit package 75, including the backside of the circuit package 75. The circuit package 75 is encapsulated with molding compound 60 in such a way as to provide openings in the molding compound 60 to allow the circuit package 75 to be coupled to a printed circuit board. In one example, cups 80 are formed in the molding compound 60. The cups 80 are configured to receive solder balls (not shown) which provide electrical coupling of the circuit package 75 to a printed circuit board. The cups 80 are configured to align with pads 90 which are coupled to the second surface of the substrate 50 contained within the molding compound 60.
  • FIG. 6 illustrates a cross-sectional view of an encapsulated BOC circuit package [0034] 75 in accordance with the present invention, taken along line 6-6. As in FIG. 4, a semiconductor chip 41 is typically coupled to the substrate 51 by an adhesive 100, such as a dielectric tape or nonconductive paste. The first surface 42 of the semiconductor chip 41 is coupled to the first surface 52 of the substrate 51 by adhesive 100. The semiconductor chip 41 is electrically coupled to conductors of the substrate 51 by bond wires 45. The bond wires 45 are coupled to bond pads 46 located on the first surface 42 of the semiconductor chip 41 and further coupled to bond pads 47 on the second surface 54 of the substrate 51. In this BOC embodiment, the substrate 51 includes a slot 110 through which the bond wires 45 are attached. The circuit package 75 is encapsulated with the molding compound 60 which is deposited on the second surface 44 of the semiconductor chip 41, the first surface 52 of the substrate 51, through the slot 110 and onto the second surface 54 of the substrate 51. Cup openings 80 are configured to align with solder pads 90 on the second surface 54 of the substrate 51. The cups 80 advantageously have tapered walls 120 which facilitate alignment of the solder balls 70 with the solder pads 90.
  • FIG. 7A illustrates an enlarged view of the solder ball area illustrated in FIG. 6. The cup [0035] 80 a in the molding compound 60 is configured such that the base of the cup is smaller than the solder pad 90 a. Thus, the solder mask used to dispense the solder balls 70 determine the solder ball 70 location. The tapered walls 120 allow for proper alignment of the solder ball 70 over the solder pad 90 a. Alternately, the cup 80 a may be a hemisphere sized to hold a solder ball 70 as illustrated in FIG. 7C. Further, the cup 80 a may be cylindrical in shape as illustrated in FIG. 7D. The solder pad 90 a is coupled to the second surface 54 of the substrate 51 to provide electrical coupling of the solder balls 70 to the substrate 51.
  • FIG. 7B illustrates an alternate embodiment of the solder ball area illustrated in FIG. 6. Here, the cup [0036] 80 b contained within the molding compound 60 is configured such that the opening is larger than the solder pad 90 b. While the tapered walls 120 in the cup 80 b may direct the alignment of the solder ball 70 within the cup 80 b, it is the location of the solder pad 90 b which actually determines the exact placement of the solder ball 70, because the solder ball 70 will be attracted to the wetted solder pad 90 b during the re-flow process that couples the solder ball 70 to the substrate 51. Again, solder pad 90 b is coupled to the second surface 54 of substrate 51 to provide for electrical coupling between the solder ball 70 and the substrate 51.
  • FIG. 8 illustrates an exploded view of a mold [0037] 125, which may include an upper mold 130 and a lower mold 140 used to create an encapsulated circuit package in accordance with the present invention. During the encapsulation process, the circuit package 75 is placed between the upper mold 130 and the lower mold 140. A release liner 150 may be used to provide separation of the circuit package 75 from the upper mold 130 after the encapsulation process is complete. The upper mold 130 includes a plurality of protrusions 160 which are brought in contact with the solder pads (not shown) on the second surface 54 of substrate 51. The protrusions 160 may be tapered to create the tapered walls of the cups 80, as shown in FIGS. 5-7B. During the molding process, the protrusions 160 of the upper mold 130 are brought in contact with the solder pads 90 (separated by release liner 150, if used). The second surface 54 of the substrate 51 is brought in contact with the upper mold 130, while the first surface 52 of the substrate 50 is brought in contact with the lower mold 140. A molding compound is then injected into an opening (not shown) in the molds 130 and 140. Once the molding compound hardens, the circuit package 75 is separated from the molds 130 and 140. The resulting circuit package 75 is encapsulated and includes the alignment cups used for solder ball deposition as described above.
  • While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims. [0038]

Claims (26)

What is claimed is:
1. A molded ball grid array comprising:
a substrate comprising a first surface and a second surface, the second surface having a plurality of pads thereon;
a semiconductor chip coupled to the first surface of the substrate; and
molding compound deposited on the first surface and on the second surface of the substrate, the molding compound deposited on the second surface of the substrate forming a plurality of cups arranged to expose at least a portion of each of the plurality of pads on the second surface of the substrate.
2. The molded ball grid array, as set forth in claim 1, wherein the plurality of pads are comprised of a conductive material.
3. The molded ball grid array, as set forth in claim 1, wherein the semiconductor chip comprises a memory device.
4. The molded ball grid array, as set forth in claim 1, wherein the semiconductor chip is electrically coupled to the substrate.
5. The molded ball grid array, as set forth in claim 1, wherein the molding compound is disposed on at least a portion of the semiconductor chip.
6. The molded ball grid array, as set forth in claim 1, wherein the molding compound comprises a resin.
7. The molded ball grid array, as set forth in claim 1, wherein the plurality of pads are fully exposed within the respective plurality of cups.
8. The molded ball grid array, as set forth in claim 1, wherein each of the plurality of cups is configured to receive a solder ball.
9. The molded ball grid array, as set forth in claim 1, wherein the plurality of cups are tapered in shape.
10. The molded ball grid array, as set forth in claim 1, wherein the plurality of cups are hemispherical in shape.
11. The molded ball grid array, as set forth in claim 1, wherein the plurality of cups are cylindrical in shape.
12. A system comprising:
a processor; and
a memory circuit operatively coupled to the processor, the memory circuit comprising:
a substrate comprising a first surface and a second surface, the second surface having a plurality of pads thereon;
a semiconductor chip coupled to the first surface of the substrate; and
molding compound deposited on the first surface and on the second surface of the substrate, the molding compound deposited on the second side of the substrate, forming a plurality of cups arranged to expose at least a portion of each of the plurality of pads on the second surface of the substrate.
13. The system, as set forth in claim 12, wherein the plurality of pads are comprised of a conductive material.
14. The system, as set forth in claim 12, wherein the semiconductor chip is a memory device.
15. The system, as set forth in claim 12, wherein the semiconductor chip is electrically coupled to the substrate.
16. The system, as set forth in claim 12, wherein the molding compound is disposed on at least a portion of the semiconductor chip.
17. The system, as set forth in claim 12, wherein the molding compound is a resin.
18. The system, as set forth in claim 12, wherein the plurality of pads are fully exposed within the respective plurality of cups.
19. The system, as set forth in claim 12, wherein each of the plurality of cups is configured to receive a solder ball.
20. The system, as set forth in claim 12, wherein the plurality of cups are tapered in shape.
21. The system, as set forth in claim 12, wherein the plurality of cups are hemispherical in shape.
22. The system, as set forth in claim 12, wherein the plurality of cups are cylindrical in shape.
23. A memory module comprising:
a substrate comprising a first surface and a second surface, the second surface having a plurality of pads thereon;
a plurality of memory chips coupled to the first surface of the substrate; and
molding compound deposited on the first surface and on the second surface of the substrate, the molding compound deposited on the second side of the substrate, forming a plurality of cups arranged to expose at least a portion of each of the plurality of pads on the second surface of the substrate.
24. A system for molding a substrate in a circuit package comprising:
a first support plate; and
a second support plate proximately positioned with respect to the first support plate, the second support plate comprising protrusions configured to form cups in the package to align with pads on the substrate.
25. The system, as set forth in claim 24, wherein the protrusions are tapered.
26. A method of molding a circuit package comprising the acts of:
(a) disposing a first mold adjacent a circuit package comprising a semiconductor device coupled to a substrate;
(b) disposing a second mold adjacent the circuit package such that protrusions extending from the second mold are brought in contact with pads on the substrate; and
(c) injecting a molding compound between the first and second molds and over at least a portion of the circuit package.
US10/120,814 2000-05-11 2002-04-11 Molded ball grid array Abandoned US20020121695A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09/568,676 US6400574B1 (en) 2000-05-11 2000-05-11 Molded ball grid array
US10/120,814 US20020121695A1 (en) 2000-05-11 2002-04-11 Molded ball grid array

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/120,814 US20020121695A1 (en) 2000-05-11 2002-04-11 Molded ball grid array
US10/230,569 US6916683B2 (en) 2000-05-11 2002-08-29 Methods of fabricating a molded ball grid array
US10/930,520 US20050029554A1 (en) 2000-05-11 2004-08-31 Molded ball grid array

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/568,676 Continuation US6400574B1 (en) 2000-05-11 2000-05-11 Molded ball grid array

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/230,569 Continuation-In-Part US6916683B2 (en) 2000-05-11 2002-08-29 Methods of fabricating a molded ball grid array

Publications (1)

Publication Number Publication Date
US20020121695A1 true US20020121695A1 (en) 2002-09-05

Family

ID=24272265

Family Applications (3)

Application Number Title Priority Date Filing Date
US09/568,676 Active US6400574B1 (en) 2000-05-11 2000-05-11 Molded ball grid array
US09/923,191 Active US6503781B2 (en) 2000-05-11 2001-08-06 Molded ball grid array
US10/120,814 Abandoned US20020121695A1 (en) 2000-05-11 2002-04-11 Molded ball grid array

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09/568,676 Active US6400574B1 (en) 2000-05-11 2000-05-11 Molded ball grid array
US09/923,191 Active US6503781B2 (en) 2000-05-11 2001-08-06 Molded ball grid array

Country Status (1)

Country Link
US (3) US6400574B1 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030094684A1 (en) * 2001-11-20 2003-05-22 Samsung Electronics Co., Ltd. Center pad type IC chip with jumpers, method of processing the same and multi chip package
US20070007637A1 (en) * 2004-08-12 2007-01-11 Marinov Valery R Multi-layered substrate assembly with vialess electrical interconnect scheme
US20070197030A1 (en) * 2002-10-10 2007-08-23 Samsung Electronics Co., Ltd. Center pad type ic chip with jumpers, method of processing the same and multi chip package
US20080116574A1 (en) * 2006-11-17 2008-05-22 Powertech Technology Inc. BGA package with encapsulation on bottom of substrate
US20080290513A1 (en) * 2007-05-22 2008-11-27 Samsung Electronics Co., Ltd. Semiconductor package having molded balls and method of manufacturing the same
US20090321949A1 (en) * 2008-06-30 2009-12-31 Huay Huay Sim Backside mold process for ultra thin substrate and package on package assembly
US9418947B2 (en) * 2012-02-27 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming connectors with a molding compound for package on package
US10553561B2 (en) 2016-08-08 2020-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms of forming connectors for package on package

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6916683B2 (en) * 2000-05-11 2005-07-12 Micron Technology, Inc. Methods of fabricating a molded ball grid array
US6400574B1 (en) * 2000-05-11 2002-06-04 Micron Technology, Inc. Molded ball grid array
US6473311B1 (en) * 2000-06-02 2002-10-29 Micro Technology, Inc. Gate area relief strip for a molded I/C package
US6963142B2 (en) 2001-10-26 2005-11-08 Micron Technology, Inc. Flip chip integrated package mount support
US7276802B2 (en) * 2002-04-15 2007-10-02 Micron Technology, Inc. Semiconductor integrated circuit package having electrically disconnected solder balls for mounting
US6791168B1 (en) * 2002-07-10 2004-09-14 Micron Technology, Inc. Semiconductor package with circuit side polymer layer and wafer level fabrication method
US7323772B2 (en) * 2002-08-28 2008-01-29 Micron Technology, Inc. Ball grid array structures and tape-based method of manufacturing same
US6856009B2 (en) * 2003-03-11 2005-02-15 Micron Technology, Inc. Techniques for packaging multiple device components
US7122404B2 (en) * 2003-03-11 2006-10-17 Micron Technology, Inc. Techniques for packaging a multiple device component
DE102004009056B4 (en) * 2004-02-23 2010-04-22 Infineon Technologies Ag A method of manufacturing a semiconductor module from a plurality of stackable semiconductor devices having a redistribution substrate
US20060270109A1 (en) * 2005-05-31 2006-11-30 Stephan Blaszczak Manufacturing method for an electronic component assembly and corresponding electronic component assembly
US7675152B2 (en) * 2005-09-01 2010-03-09 Texas Instruments Incorporated Package-on-package semiconductor assembly
US20070117268A1 (en) * 2005-11-23 2007-05-24 Baker Hughes, Inc. Ball grid attachment
TWI331386B (en) * 2007-03-09 2010-10-01 Advanced Semiconductor Eng Substrate process for embedded component
US7944034B2 (en) * 2007-06-22 2011-05-17 Texas Instruments Incorporated Array molded package-on-package having redistribution lines
US7633015B2 (en) * 2008-03-31 2009-12-15 Apple Inc. Conforming, electro-magnetic interference reducing cover for circuit components
US9093391B2 (en) * 2009-09-17 2015-07-28 Stats Chippac Ltd. Integrated circuit packaging system with fan-in package and method of manufacture thereof
KR101614856B1 (en) * 2009-10-12 2016-04-22 삼성전자주식회사 Wiring substrate for a semiconductor chip, semiconductor package having the wiring substrate and method of manufacturing the semiconductor package
JP5642473B2 (en) 2010-09-22 2014-12-17 セイコーインスツル株式会社 BGA semiconductor package and manufacturing method thereof
JP5699006B2 (en) * 2011-03-01 2015-04-08 日立オートモティブシステムズ株式会社 Transmission control device and electronic circuit device

Citations (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3392442A (en) * 1965-06-24 1968-07-16 Ibm Solder method for providing standoff of device from substrate
US4807021A (en) * 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
US5293072A (en) * 1990-06-25 1994-03-08 Fujitsu Limited Semiconductor device having spherical terminals attached to the lead frame embedded within the package body
US5523185A (en) * 1993-11-15 1996-06-04 Sanyo Electric Co., Ltd. Method for manufacturing stencil mask
US5612576A (en) * 1992-10-13 1997-03-18 Motorola Self-opening vent hole in an overmolded semiconductor device
US5663594A (en) * 1994-11-22 1997-09-02 Nec Corporation Ball grid array type of semiconductor device
US5677566A (en) * 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US5841192A (en) * 1994-07-21 1998-11-24 Sgs-Thomson Microelectronics S.A. Injection molded ball grid array casing
US5872338A (en) * 1996-04-10 1999-02-16 Prolinx Labs Corporation Multilayer board having insulating isolation rings
US6020217A (en) * 1997-02-21 2000-02-01 Daimler-Benz Aktiengesellschaft Semiconductor devices with CSP packages and method for making them
US6028356A (en) * 1996-01-30 2000-02-22 Nec Corporation Plastic-packaged semiconductor integrated circuit
US6127724A (en) * 1996-10-31 2000-10-03 Tessera, Inc. Packaged microelectronic elements with enhanced thermal conduction
US6140707A (en) * 1998-05-07 2000-10-31 3M Innovative Properties Co. Laminated integrated circuit package
US6144576A (en) * 1998-08-19 2000-11-07 Intel Corporation Method and apparatus for implementing a serial memory architecture
US6165885A (en) * 1995-08-02 2000-12-26 International Business Machines Corporation Method of making components with solder balls
US6181569B1 (en) * 1999-06-07 2001-01-30 Kishore K. Chakravorty Low cost chip size package and method of fabricating the same
US6229209B1 (en) * 1995-02-23 2001-05-08 Matsushita Electric Industrial Co., Ltd. Chip carrier
US20010045611A1 (en) * 1998-08-27 2001-11-29 3M Innovative Properties Company Via plug adapter
US20020008326A1 (en) * 2000-05-12 2002-01-24 Nec Corporation Electrode structure of a carrier substrate of a semiconductor device
US20020033527A1 (en) * 2000-09-19 2002-03-21 Siliconware Precision Industries Co., Ltd. Semiconductor device and manufacturing process thereof
US6400034B1 (en) * 1999-07-12 2002-06-04 Nec Corporation Semiconductor device
US6400574B1 (en) * 2000-05-11 2002-06-04 Micron Technology, Inc. Molded ball grid array
US20030153160A1 (en) * 1999-09-03 2003-08-14 James Richard D. Ball grid array package for enhanced stress tolerance
US20030164543A1 (en) * 2002-03-04 2003-09-04 Teck Kheng Lee Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
US6724638B1 (en) * 1999-09-02 2004-04-20 Ibiden Co., Ltd. Printed wiring board and method of producing the same
US20040128830A1 (en) * 2000-08-22 2004-07-08 Corisis David J. Mapable tape apply for LOC and BOC packages
US7239014B2 (en) * 1999-03-30 2007-07-03 Ngk Spark Plug Co., Ltd. Capacitor-built-in type printed wiring substrate, printed wiring substrate, and capacitor

Patent Citations (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3392442A (en) * 1965-06-24 1968-07-16 Ibm Solder method for providing standoff of device from substrate
US4807021A (en) * 1986-03-10 1989-02-21 Kabushiki Kaisha Toshiba Semiconductor device having stacking structure
US5293072A (en) * 1990-06-25 1994-03-08 Fujitsu Limited Semiconductor device having spherical terminals attached to the lead frame embedded within the package body
US5612576A (en) * 1992-10-13 1997-03-18 Motorola Self-opening vent hole in an overmolded semiconductor device
US5523185A (en) * 1993-11-15 1996-06-04 Sanyo Electric Co., Ltd. Method for manufacturing stencil mask
US5841192A (en) * 1994-07-21 1998-11-24 Sgs-Thomson Microelectronics S.A. Injection molded ball grid array casing
US5663594A (en) * 1994-11-22 1997-09-02 Nec Corporation Ball grid array type of semiconductor device
US6229209B1 (en) * 1995-02-23 2001-05-08 Matsushita Electric Industrial Co., Ltd. Chip carrier
US5677566A (en) * 1995-05-08 1997-10-14 Micron Technology, Inc. Semiconductor chip package
US6165885A (en) * 1995-08-02 2000-12-26 International Business Machines Corporation Method of making components with solder balls
US6028356A (en) * 1996-01-30 2000-02-22 Nec Corporation Plastic-packaged semiconductor integrated circuit
US5872338A (en) * 1996-04-10 1999-02-16 Prolinx Labs Corporation Multilayer board having insulating isolation rings
US6127724A (en) * 1996-10-31 2000-10-03 Tessera, Inc. Packaged microelectronic elements with enhanced thermal conduction
US6020217A (en) * 1997-02-21 2000-02-01 Daimler-Benz Aktiengesellschaft Semiconductor devices with CSP packages and method for making them
US6140707A (en) * 1998-05-07 2000-10-31 3M Innovative Properties Co. Laminated integrated circuit package
US6144576A (en) * 1998-08-19 2000-11-07 Intel Corporation Method and apparatus for implementing a serial memory architecture
US6400018B2 (en) * 1998-08-27 2002-06-04 3M Innovative Properties Company Via plug adapter
US20010045611A1 (en) * 1998-08-27 2001-11-29 3M Innovative Properties Company Via plug adapter
US7239014B2 (en) * 1999-03-30 2007-07-03 Ngk Spark Plug Co., Ltd. Capacitor-built-in type printed wiring substrate, printed wiring substrate, and capacitor
US6181569B1 (en) * 1999-06-07 2001-01-30 Kishore K. Chakravorty Low cost chip size package and method of fabricating the same
US6400034B1 (en) * 1999-07-12 2002-06-04 Nec Corporation Semiconductor device
US6724638B1 (en) * 1999-09-02 2004-04-20 Ibiden Co., Ltd. Printed wiring board and method of producing the same
US6689678B2 (en) * 1999-09-03 2004-02-10 Texas Instruments Incorporated Process for fabricating ball grid array package for enhanced stress tolerance
US20030153160A1 (en) * 1999-09-03 2003-08-14 James Richard D. Ball grid array package for enhanced stress tolerance
US6400574B1 (en) * 2000-05-11 2002-06-04 Micron Technology, Inc. Molded ball grid array
US20020008326A1 (en) * 2000-05-12 2002-01-24 Nec Corporation Electrode structure of a carrier substrate of a semiconductor device
US20040128830A1 (en) * 2000-08-22 2004-07-08 Corisis David J. Mapable tape apply for LOC and BOC packages
US20020033527A1 (en) * 2000-09-19 2002-03-21 Siliconware Precision Industries Co., Ltd. Semiconductor device and manufacturing process thereof
US20030164543A1 (en) * 2002-03-04 2003-09-04 Teck Kheng Lee Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods
US20060175690A1 (en) * 2002-03-04 2006-08-10 Lee Teck K Interposer configured to reduce the profiles of semiconductor device assemblies, packages including the same, and methods

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030094684A1 (en) * 2001-11-20 2003-05-22 Samsung Electronics Co., Ltd. Center pad type IC chip with jumpers, method of processing the same and multi chip package
US7224055B2 (en) * 2001-11-20 2007-05-29 Samsung Electronics Co., Ltd. Center pad type IC chip with jumpers, method of processing the same and multi chip package
US20070197030A1 (en) * 2002-10-10 2007-08-23 Samsung Electronics Co., Ltd. Center pad type ic chip with jumpers, method of processing the same and multi chip package
US20070007637A1 (en) * 2004-08-12 2007-01-11 Marinov Valery R Multi-layered substrate assembly with vialess electrical interconnect scheme
US20080116574A1 (en) * 2006-11-17 2008-05-22 Powertech Technology Inc. BGA package with encapsulation on bottom of substrate
US20080290513A1 (en) * 2007-05-22 2008-11-27 Samsung Electronics Co., Ltd. Semiconductor package having molded balls and method of manufacturing the same
US20090321949A1 (en) * 2008-06-30 2009-12-31 Huay Huay Sim Backside mold process for ultra thin substrate and package on package assembly
US8384223B2 (en) * 2008-06-30 2013-02-26 Intel Corporation Backside mold process for ultra thin substrate and package on package assembly
US8835220B2 (en) 2008-06-30 2014-09-16 Intel Corporation Backside mold process for ultra thin substrate and package on package assembly
US20150072474A1 (en) * 2008-06-30 2015-03-12 Intel Corporation Backside mold process for ultra thin substrate and package on package assembly
US9418947B2 (en) * 2012-02-27 2016-08-16 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming connectors with a molding compound for package on package
US10553561B2 (en) 2016-08-08 2020-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms of forming connectors for package on package

Also Published As

Publication number Publication date
US20010046724A1 (en) 2001-11-29
US6400574B1 (en) 2002-06-04
US6503781B2 (en) 2003-01-07

Similar Documents

Publication Publication Date Title
US5866943A (en) System and method for forming a grid array device package employing electomagnetic shielding
US6406938B2 (en) Semiconductor and flip chip packages and method having a back-side connection
US6201302B1 (en) Semiconductor package having multi-dies
US6204562B1 (en) Wafer-level chip scale package
US6451628B1 (en) Method fabricating a semiconductor device with a decreased mounting area
US6746894B2 (en) Ball grid array interposer, packages and methods
US7005327B2 (en) Process and structure for semiconductor package
US7345361B2 (en) Stackable integrated circuit packaging
US5468994A (en) High pin count package for semiconductor device
US7777351B1 (en) Thin stacked interposer package
KR100548668B1 (en) Semiconductor device and method of manufacturing the same
US6756252B2 (en) Multilayer laser trim interconnect method
EP0690500B1 (en) Ball-grid-array integrated circuit package with solder-connected thermal conductor
US7714453B2 (en) Interconnect structure and formation for package stacking of molded plastic area array package
CN100499052C (en) Planar grid array packaged device and method of forming same
US5172303A (en) Electronic component assembly
US6813154B2 (en) Reversible heat sink packaging assembly for an integrated circuit
US7638364B2 (en) Multilayer integrated circuit for RF communication and method for assembly thereof
KR101120733B1 (en) Flipchip qfn package and method therefor
US7439099B1 (en) Thin ball grid array package
US6291259B1 (en) Stackable ball grid array semiconductor package and fabrication method thereof
US6667546B2 (en) Ball grid array semiconductor package and substrate without power ring or ground ring
US6537848B2 (en) Super thin/super thermal ball grid array package
JP3560488B2 (en) Chip scale package for multichip
US5903052A (en) Structure for semiconductor package for improving the efficiency of spreading heat

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- AFTER EXAMINER'S ANSWER OR BOARD OF APPEALS DECISION