Connect public, paid and private patent data with Google Patents Public Datasets

Package structure stacking chips on front surface and back surface of substrate

Download PDF

Info

Publication number
US20020079567A1
US20020079567A1 US09746793 US74679300A US2002079567A1 US 20020079567 A1 US20020079567 A1 US 20020079567A1 US 09746793 US09746793 US 09746793 US 74679300 A US74679300 A US 74679300A US 2002079567 A1 US2002079567 A1 US 2002079567A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
chip
surface
substrate
front
chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09746793
Other versions
US6414384B1 (en )
Inventor
Randy Lo
Chien-Ping Huang
Chi-Chuan Wu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siliconware Precision Industries Co Ltd
Original Assignee
Siliconware Precision Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/0651Wire or wire-like electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06517Bump or bump-like direct electrical connections from device to substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L51/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06575Auxiliary carrier between devices, the carrier having no electrical connection structure
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • H01L2924/143Digital devices
    • H01L2924/1433Application-specific integrated circuit [ASIC]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1532Connection portion the connection portion being formed on the die mounting surface of the substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress

Abstract

A package structure stacking chips on a front surface and a back surface of a substrate including at least a substrate, a plurality of chip sets, a plurality of support members, a plurality of glue layers, a plurality of wires, and a mold compound. The substrate has a front surface and a back surface opposite to the front surface. Each chip set has one or more chips, each chip having a plurality of bonding pads. The chip sets are stacked as a laminate on the front surface of the substrate, respectively. A plurality of support members are arranged between each two adjacent chip sets. A glue layers are used to connect the support members, the chip sets, and the substrate. The chip in the same chip sets is electrically connected to each other or to the substrate by the bonding pads. Finally, the front surface of the substrate, the support members, the chip sets, and the glue layers are encapsulated with a mold compound. Moreover, a plurality of flip chips are deposited on the back surface of the substrate.

Description

    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention relates to a package structure stacking chips on a front surface and a back surface of a substrate. More specifically, the present invention relates to a structure of ball grid array package stacking chips on a front surface and a back surface of a substrate.
  • [0003]
    2. Description of the Related Art
  • [0004]
    Recently, an integrated circuit plays an important role in our daily life. Many products obtained from integrated circuit devices are always used. With increasing development in electronics, electronic products having humanized operation and higher performance are available. However, various products are designed such that the features, such as lesser weight and compact size, are provided for comfortable use. In the semiconductor fabricating process, a semiconductor product having higher integration is available because of mass production of the 0.18 micrometer integrated circuit.
  • [0005]
    In general, the production of an integrated circuit (IC) includes three stages: silicon wafer production, semiconductor process and IC packaging.
  • [0006]
    Various technologies for IC packaging have been developed due to competition in the market. Many high-density packages such as chip scale package (CSP), wafer level package or multiple chip module (MCM) are manufactured. In device assembly, a multi-level PCB having higher density can be used to allow the IC packaging to be arranged on the PCB more compactly.
  • [0007]
    The current IC packaging for the integrated circuit has been developed to incorporated a Read Only Memory (ROM), a Static Random Access Memory (SRAM), a flash memory or a Dynamic Random Access Memory (DRAM), a Logic Circuit, and a digital circuit into a chip, known as System On Chip (SOC) to satisfy the demand for light weight, compact size and perfect performance. An embedded ROM is one embodiment of the circuit having both a flash memory and a logic circuit.
  • [0008]
    However, in the conventional system on chip (SOC), a plurality of chips, such as DRAM, flash memory, Logic Circuit and radio frequency (RF) devices, are incorporated into a chip. Although the functionality and electric property thereof can be thus enhanced, it is more complicated to design a layout in circuit connection. Since the fabrication methods for devices having various functions are different from each other, the fabrication for devices having various functions becomes complex, resulting in reduced yield and increased cost of fabrication.
  • [0009]
    One way to solve the above captioned problems is to adopt stacked chips that are usually used in a ball grid array package, for example, to increase the capacity of memory.
  • [0010]
    Referring to FIG. 1, a cross sectional view of a conventional package structure is shown.
  • [0011]
    As shown in FIG. 1, a first chip 106 is deposited on a substrate 102, and a second chip 108 is stacked on the first chip 106. The first chip 106 and the second chip 108 are adhered by a glue layer 104. Wire bonding is then performed to electrically connect the first chip 106 and the second chip 108 to the substrate 102 by wires 110 a and 110 b, respectively. The substrate 102, the first chip 106, the second chip 108 and the wires 110 a and 110 b are then encapsulated with a mold compound 114. Finally, solder balls 112 are mounted on the substrate 102 to complete a ball grid array package (BAG).
  • [0012]
    However, the first chip must be much larger than the second chip in BGA, with difference of the lengths of the first chip and the second chip being at least 0.3 mm. If the difference is smaller than 0.3 mm, wire bonding cannot be performed or the second chip contacts the wire 110 a.
  • [0013]
    Referring to FIG. 2, a cross sectional view of a conventional flip chip package is shown.
  • [0014]
    As shown in FIG. 2, U.S. Pat. No. 5,801,072 discloses a substrate 202 having a front surface 201 and a back surface 203 opposite to the front surface 201. A first chip 206 is deposited on the front surface 201 of the substrate 202, and a second chip 208 is correspondingly deposited on the back surface 203 of the substrate 202. The first chip 206 and the second chip 208 are provided on the substrate 202 by flip chip technology and have substantially the same size. The first chip 206 is encapsulated with a mold compound 214. Finally, solder balls 212 are mounted on the back surface 203 of the substrate 202 to complete a package.
  • [0015]
    In such package, only the first chip 206 is provided on only the front surface 201 of the substrate 202 by flip chip technology and relatively limited performance for the integration of the chips.
  • [0016]
    Referring to FIGS. 3A and 3B, a top view and cross sectional view of another conventional multiple chip module are shown. FIG. 3B is a cross sectional view of FIG. 3A along 3B-3B.
  • [0017]
    As shown in FIGS. 3A and 3B, a multiple chip module (MCM) package is disclosed. A main chip 305, a first chip 306 and a second chip 308 are arranged side-by-side on a substrate 302. The connection of the main chip 305, the first chip 306 and the second chip 308 to the substrate 302 is achieved by a glue layer 304. Wire bonding is subsequently performed to electrically connect the main chip 305, the first chip 306 and the second chip 308 to the substrate 302 by wires 310. The substrate 302, the main chip 305, the first chip 306, the second chip 308 and the wires 310 are encapsulated with a mold compound 314. Finally, solder balls are mounted on the substrate 302 to complete a multiple chip module package.
  • [0018]
    The main characteristic for a conventional multiple chip module package structure is to integrate devices having multiple functions into a package. Because the area occupied by the devices is large so as to make routability of the substrate 302 complicated, a substrate 302 having high trace density is thus desirably used. The side-by-side arrangement of the main chip 305, the first chip 306 and the second chip 308 influences adversely the amount of chips that can be accommodated in the multiple chip module package, therefore resulting in lowered integration, increased production cost and reduced performance.
  • SUMMARY OF THE INVENTION
  • [0019]
    It is therefore an object of the present invention to provide a package structure stacking chips having substantially the same size on the front surface and the back surface of the substrate.
  • [0020]
    It is another object of the present invention to provide a package structure which integrates chips having substantially the same size in various directions on the front surface and the back surface of the substrate.
  • [0021]
    It is another object of the present invention to provide a package structure integrating chips having substantially the same size in various directions, in which the front surface of the substrate is subject to wire bonding and the back surface thereof is subject to a flip chip process.
  • [0022]
    It is still another object of the present invention to provide a package structure integrating chips having substantially the same size in various directions, in which multiple chips are stacked on the front and back surfaces without changing the dimensions of the original package.
  • [0023]
    According to the above objects of the present invention, a package structure stacking multiple chips on a front surface and a back surface of a substrate comprises at least a substrate, a plurality of chip sets, a plurality of support members, a plurality of glue layers, a plurality of wires, a plurality of flip chips and a mold compound. The substrate has a front surface and a back surface opposite to the front surface. A plurality of chip sets comprises one or more chips having a plurality of bonding pads, while stacking on the front surface of the substrate as a laminate. A plurality of support members are arranged between each two adjacent chip sets. The connections between the support members, the chip sets, and the substrate are achieved by a plurality of glue layers. Chip sets are electrically connected to each other or to the substrate. Finally, the front surface of the substrate, the support members, the chip sets, and the glue layers are encapsulated with a mold compound. Moreover, a plurality of flip chips are deposited on the back surface of the substrate.
  • [0024]
    According to a preferred embodiment of the present invention, a package structure having stacked chips on the front surface and back surface of the substrate is provided. By stacking chips having substantially the same size, such structure not only decreases the area occupied by the package devices, but also has more effective routability on the substrate without use of the substrate having high trace density. Thus, more stacked chips can be packaged in the multiple chip module. This leads to improved integration, reduced production cost and enhanced performance. The package structure of the present invention is to integrate chips having substantially the same size in various directions, in which the front surface of the substrate is subject to wire bonding and the back surface thereof is subject to flip chip process. The simultaneous integration of chips on the front surface in vertical and transverse directions can be achieved without changing the dimensions of the original package. That is, the chips on the front surface and the back surface have substantially the same size with a deviation within 0.3 mm, such that the chips are arranged compactly. Such structure doesn't encounter the limitations of the prior art.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0025]
    It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
  • [0026]
    The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principle of the invention. In the drawings,
  • [0027]
    [0027]FIG. 1 is a cross sectional view of a conventional package structure having stacked chips;
  • [0028]
    [0028]FIG. 2 is a cross sectional view of a conventional structure of flip chip package;
  • [0029]
    [0029]FIG. 3A is a top view of another conventional structure of multiple chip module package;
  • [0030]
    [0030]FIG. 3B is a cross sectional view of another conventional structure of multiple chip module package;
  • [0031]
    [0031]FIG. 4A is a top view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the first preferred embodiment of the present invention;
  • [0032]
    [0032]FIG. 4B is a cross sectional view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the first preferred embodiment of the present invention;
  • [0033]
    [0033]FIG. 5A is a top view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the second preferred embodiment of the present invention;
  • [0034]
    [0034]FIG. 5B is a cross sectional view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the second preferred embodiment of the present invention;
  • [0035]
    [0035]FIG. 6 is a cross sectional view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the third preferred embodiment of the present invention; and
  • [0036]
    [0036]FIG. 7 is a cross sectional view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the fourth preferred embodiment of the present invention.
  • DESCRIPTION OF THE PREFERRED EMBODIMENT
  • [0037]
    [0037]FIG. 4 is a top view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the first preferred embodiments of the present invention. FIG. 4B is a cross sectional view of FIG. 4A along line 4B-4B.
  • [0038]
    As shown in FIGS. 4A and 4B, a substrate 402 has a front surface 401 and a back surface 403 opposite to the front surface 401. A first chip 406 and a second chip 408, such as memory chips, are provided with substantially the same size. The peripheries of the first chip 406 and the second chip 408 are provided with a plurality of bonding pads 422. First, the first chip 406 is deposited on the front surface 401 of the substrate 402. The first chip 406 is electrically connected to the substrate 402 by wires 410 a. Support member 420 is deposited on the first chip 406. Then, the second chip 408 is deposited on the support member 420. The second chip 408 is electrically connected to the substrate 402 by wires 410 b. The support member 420, the first chip 406, the second chip 408 and the substrate 402 are adhered by a plurality of glue layers 404. The material used for the glue layers 404 is silver paste or materials that are thermally conductive but not electrically conductive, for example.
  • [0039]
    Subsequently, the front surface 401 of the substrate 402, the support member 420, the first chip 406 and the second chip 408 are encapsulated with a mold compound 414. The glue layers 404 can be also contained therein. The mold compound 414 includes insulating materials, such as epoxy resin. A third chip 409, such as Application Specification Integration Circuit (ASIC), is deposited on the back surface 403 of the substrate 402 by flip chip technology, for example. The third chip 409 helps to support some functions to drive the first chip 406 and the second chip 408 on the front surface 401 of the substrate 402. Finally, solder balls 412 can be mounted on the back surface 403 of the substrate 402 to provide the performance of Input/Output. The support member 420 includes a silicon dummy chip having good heat dissipation or other metal, with coefficient of thermal expansion similar or substantially equivalent to that of the first chip 406 and the second chip 408, therefore the problems with regard to thermal stress would not be generated.
  • [0040]
    [0040]FIGS. 5A and 5B are top views and cross sectional view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the second preferred embodiment of the present invention.
  • [0041]
    As shown in FIGS. 5A and 5B, a substrate 502 has a front surface 501 and a back surface 503 opposite to the front surface 501. A first chip 506, a second chip 508 and a third chip 509 are provided, in which the second chip 508 and the third chip 509 are arranged side by side in the same plane to be a chip set. The chip set has substantially the same size as the first chip 506 stacked thereunder. The periphery of the first chip 506, the second chip 508 and the third chip 509 are provided with a plurality of bonding pads 522, respectively. First, the first chip 506 is arranged on the front surface 501 of the substrate 502. The first chip 506 is electrically connected to the substrate 502 by wires 510 a. Support member 520 is deposited on the first chip 506, and the second chip 508 and the third chip 509 stacked side by side are deposited on the support member 520. The bonding pads 522 on the second chip 508 and the third chip 509 are electrically connected to the substrate 502 by corresponding wires 510 b, or the bonding pads 522 near the location where the chips 508 and 509 are jointed are electrically connected to each other. The support members 520, the first chip 506, the second chip 508, the third chip 509, and the substrate 502 can be adhered by a plurality of glue layers 504.
  • [0042]
    Subsequently, the front surface 501 of the substrate 502, the support member 520, the first chip 506, the second chip 508 and the third chip 509 are encapsulated with a mold compound 514. A fourth chip 511, such as Application Specification Integration Circuit (ASIC), is provided on the back surface 503 of the substrate 502. The fourth chip 511 supports some functions to drive the first chip 506, the second chip 508 and the third chip 509 on the front surface 501 of the substrate 502. Finally, solder balls 512 are mounted on the back surface 503 of the substrate 502.
  • [0043]
    [0043]FIG. 6 is a cross sectional view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the third preferred embodiment of the present invention.
  • [0044]
    As shown in FIG. 6, a substrate 602 has a front surface 601 and a back surface 603. A first chip 606, a second chip 608, a third chip 609 and a fourth chip 611 are provided, each including a plurality of bonding pads. The first chip 606 is next to the second chip 608, and the third chip 609 is next to the fourth chip 611. Each chip has substantially the same size. First, the first chip 606 and the second chip 608 are deposited on the front surface 601 of the substrate 602. The first chip 606 and the second chip 608 are electrically connected to the substrate 602 by wires 610 a, respectively. The support member 620 is deposited on the first chip 606 and the second chip 608. The third chip 609 and the fourth chip 611 then stacked side by side are deposited on the support member 620. The third chip 609 and the fourth chip 611 are electrically connected to the substrate 602 by wires 610 b, respectively. Alternatively, the bonding pads near the location where the chips 609 and 611 are jointed are electrically connected to each other. The support member 620, the first chip 606, the second chip 608, the third chip 609, the fourth chip 611 and the substrate 602 can be adhered by a plurality of glue layers 604. Subsequently, the front surface 601 of the substrate 602, the support member 620, the first chip 606, the second chip 608, the third chip 609 and the fourth chip 611 are encapsulated with a mold compound 614. A fifth chip 613 is deposited on the back surface 603 of the substrate 602 by flip chip technology. The chip 613 supports some functions to drive the first chip 606, the second chip 608, the third chip 609 and the fourth chip 611 on the front surface 601 of the substrate 602. Finally, solder balls 612 are mounted on the back surface 603 of the substrate 602.
  • [0045]
    [0045]FIG. 7 is a cross sectional view of a package structure stacking multiple chips on the front surface and the back surface of the substrate according to the fourth preferred embodiment of the present invention.
  • [0046]
    As shown in FIG. 7, a substrate 702 has a front surface 701 and a back surface 703 opposite to the front surface 701. A first chip 706 and a second chip 708 are provided with substantially the same size. The peripheries of the first chip 706 and the second chip 708 are provided with a plurality of bonding pads. First, the first chip 706 is deposited on the front surface 701 of the substrate 702. The first chip 706 is electrically connected to the substrate 702 by wires 710 a. The support member 720 is deposited on the first chip 706, and the second chip 708 is then stacked on the first chip 706 and the support members 720. The second chip 708 is electrically connected to the substrate 702 by wires 710 b.
  • [0047]
    The support member 720, the first chip 706, the second chip 708, and the substrate 702 can be adhered by a plurality of glue layers 704. Subsequently, the front surface 701 of the substrate 702, the support member 720, the first chip 706 and the second chip 708 are encapsulated with a mold compound 714. A third chip 709 and a fourth chip 711, such as Application Specification Integration Circuit (ASIC), are deposited on the back surface 703 of the substrate 702 by flip chip technology. The chips 709 and 711 support some functions to drive the first chip 706 and the second chip 708 on the front surface 701 of the substrate 702. Finally, solder balls 712 are mounted on the back surface 703 of the substrate 702.
  • [0048]
    As mentioned above, the present invention has the advantages as follows:
  • [0049]
    1. By stacking chips having substantially the same size, such structure not only decreases the area occupied by the package devices, but also has more effective routability on the substrate without use of the substrate having high trace density.
  • [0050]
    2. More stacked chips can be packaged in the multiple chip module. This leads to improved integration, reduced production cost and enhanced performance.
  • [0051]
    3. The package structure of the present invention can integrate chips having substantially the same size in various directions, such as vertical and transverse directions in the embodiments set forth above, in which the back surface of the substrate is subject to flip chip technology without changing the dimensions of the original package. The chips on the front surface and the back surface have substantially the same size with deviation smaller than 0.3 mm so as to have high density in integration. Such a structure does not suffer the limitations of the prior art.
  • [0052]
    It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the forgoing, it is intended that the present invention cover modification and variation of this invention provided they fall within the scope of the following claims and their equivalents.

Claims (20)

What is claimed is:
1. A package structure stacking chips on a front surface and a back surface of a substrate, comprising at least:
a substrate having a front surface and a back surface opposite to the front surface;
a plurality of chip sets including one or more chips, each chip comprising a plurality of bonding pads and the chip sets stacked as a laminate on the front surface of the substrate, wherein the chips of each chip set are arranged side by side in the same plane and the upper chip set and the lower chip set in the laminate have substantially the same size within a deviation within 0.3 mm;
a plurality of support members arranged between every two adjacent chip sets, respectively;
a plurality of glue layers arranged between the support members, the chip sets, and the substrate;
a plurality of wires electrically connecting the chip to the substrate or to other chips in the same chip sets;
a mold compound covering the front surface of the substrate, the support members, the chip sets, and the glue layers; and
a plurality of flip chips deposited on the back surface of the substrate.
2. The structure according to claim 1, wherein the back surface of the substrate further includes a plurality of solder balls.
3. The structure according to claim 1, wherein the material used for the support member is silicon.
4. The structure according to claim 1, wherein the support member is a dummy chip.
5. The structure according to claim 1, wherein the material used for the support member is metal, and the coefficient of thermal expansion of the support member is close to that of the chip.
6. The structure according to claim 1, wherein the material used for the glue layer is silver paste.
7. The structure according to claim 1, wherein the material used for the glue layer is thermally conductive but not electrically conductive.
8. The structure according to claim 1, wherein the mold compound is epoxy resin.
9. The structure according to claim 1, wherein the flip chips are Application Specific Integrated Circuits (ASICs).
10. A package structure stacking chips on a front surface and a back surface of a substrate, comprising at least:
a substrate having a front surface and a back surface opposite to the front surface;
a plurality of chip sets including one or more chips, each chip comprising a plurality of bonding pads and each chip sets being stacked as a laminate on the front surface of the substrate;
a plurality of support members arranged between every two adjacent chip sets, respectively;
a plurality of glue layers arranged between the support members, the chip sets, and the substrate;
a plurality of wires electrically connecting the chip to the substrate or to other chips in the same chip sets;
a mold compound covering the front surface of the substrate, the support members, the chip sets, and the glue layers; and
a flip chip deposited on the back surface of the substrate.
11. The structure according to claim 10, further comprising one or more flip chips deposited on the back surface of the substrate.
12. The structure according to claim 10, wherein the chips of each chip set are arranged side by side in the same plane and the upper chip set and the lower chip set in the laminate have substantially the same size with a deviation within 0.3 mm.
13. The structure according to claim 10, further comprising a plurality of solder balls on the back of the substrate.
14. The structure according to claim 10, wherein the material for the support member is silicon.
15. The structure according to claim 10, the support member is a dummy chip.
16. The structure according to claim 10, wherein the material used for the support member is metal, and the coefficient of thermal expansion of the support member is close to that of the chip.
17. The structure according to claim 10, wherein the material used for the glue layer is silver paste.
18. The structure according to claim 10, wherein the material used for the glue layer is thermally conductive but not electrically conductive.
19. The structure according to claim 10, wherein the mold compound is epoxy resin.
20. The structure according to claim 10, wherein the flip chip is Application Specific Integrated Circuits (ASICs).
US09746793 2000-12-22 2000-12-22 Package structure stacking chips on front surface and back surface of substrate Active US6414384B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09746793 US6414384B1 (en) 2000-12-22 2000-12-22 Package structure stacking chips on front surface and back surface of substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09746793 US6414384B1 (en) 2000-12-22 2000-12-22 Package structure stacking chips on front surface and back surface of substrate

Publications (2)

Publication Number Publication Date
US20020079567A1 true true US20020079567A1 (en) 2002-06-27
US6414384B1 US6414384B1 (en) 2002-07-02

Family

ID=25002348

Family Applications (1)

Application Number Title Priority Date Filing Date
US09746793 Active US6414384B1 (en) 2000-12-22 2000-12-22 Package structure stacking chips on front surface and back surface of substrate

Country Status (1)

Country Link
US (1) US6414384B1 (en)

Cited By (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020127771A1 (en) * 2001-03-12 2002-09-12 Salman Akram Multiple die package
US20020125567A1 (en) * 2001-03-09 2002-09-12 Venkateshwaran Vaiyapuri Die support structure
US20020137258A1 (en) * 2001-03-30 2002-09-26 Salman Akram Die stacking scheme
US20030006496A1 (en) * 2001-03-15 2003-01-09 Venkateshwaran Vaiyapuri Semiconductor/printed circuit board assembly, and computer system
US6633078B2 (en) * 2000-03-21 2003-10-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device, method for manufacturing an electronic equipment, electronic equipment and portable information terminal
US6643136B2 (en) * 2001-12-18 2003-11-04 Via Technolgies, Inc. Multi-chip package with embedded cooling element
US20030230802A1 (en) * 2002-06-18 2003-12-18 Poo Chia Yong Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods
US6727116B2 (en) * 2002-06-18 2004-04-27 Micron Technology, Inc. Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods
US20040156173A1 (en) * 2002-12-30 2004-08-12 Nyeon-Sik Jeong Semiconductor package with a heat spreader
US6798055B2 (en) 2001-03-12 2004-09-28 Micron Technology Die support structure
US20040195667A1 (en) * 2003-04-04 2004-10-07 Chippac, Inc Semiconductor multipackage module including processor and memory package assemblies
US20040227240A1 (en) * 2003-05-12 2004-11-18 Bolken Todd O. Semiconductor component having encapsulated die stack
US20050056944A1 (en) * 2001-02-27 2005-03-17 Chippac, Inc. Super-thin high speed flip chip package
US20050073045A1 (en) * 2003-10-02 2005-04-07 Interdigital Technology Corporation Wireless coupling of stacked dies within system in package
US20050093171A1 (en) * 2003-08-06 2005-05-05 Tsuyoshi Sugiura Surface acoustic wave apparatus
EP1544908A1 (en) * 2003-12-19 2005-06-22 Nitto Denko Corporation Process for mounting a semiconductor device
US20050205982A1 (en) * 2004-03-19 2005-09-22 Nec Electronics Corporation Semiconductor device
US20050212078A1 (en) * 2004-03-24 2005-09-29 Youngwoo Kwon Integrated circuit module package and assembly method thereof
US20060065958A1 (en) * 2004-09-29 2006-03-30 Pei-Haw Tsao Three dimensional package and packaging method for integrated circuits
US20060138649A1 (en) * 2002-10-08 2006-06-29 Chippac, Inc. Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package
US7208335B2 (en) 2003-09-30 2007-04-24 Micron Technology, Inc. Castellated chip-scale packages and methods for fabricating the same
US7217597B2 (en) 2004-06-22 2007-05-15 Micron Technology, Inc. Die stacking scheme
US20070136766A1 (en) * 2005-12-09 2007-06-14 Ryuichi Iwamura Cross-phase adapter for powerline communications (PLC) network
US20070246815A1 (en) * 2006-04-21 2007-10-25 Yung-Li Lu Stackable semiconductor package
US20070292990A1 (en) * 2002-09-17 2007-12-20 Marcos Karnezos Semiconductor multi-package module having wire bond interconnect between stacked packages
US20090014857A1 (en) * 2007-07-13 2009-01-15 Erich Hufgard Semiconductor wafer structure
US20090057902A1 (en) * 2007-09-05 2009-03-05 Taiwan Semiconductor Manufacturing Co., Ltd. Method and structure for increased wire bond density in packages for semiconductor chips
US7518223B2 (en) * 2001-08-24 2009-04-14 Micron Technology, Inc. Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer
US20090321061A1 (en) * 2004-08-25 2009-12-31 Micron Technology, Inc. Methods and apparatuses for transferring heat from stacked microfeature devices
US20100197080A1 (en) * 2006-09-08 2010-08-05 Takeshi Matsumura Adhesive sheet for manufacturing semiconductor device, manufacturing method of semiconductor device using the sheet, and semiconductor device obtained by the method
US20100219507A1 (en) * 2006-02-16 2010-09-02 Sadahito Misumi Process for producing semiconductor device
DE112005003671B4 (en) * 2005-08-31 2010-11-25 Intel Corporation, Santa Clara Assembly with a microprocessor and a cache of the level L4, and process for preparing the assembly and the assembly system comprising
US20110074028A1 (en) * 2004-10-07 2011-03-31 Stats Chippac, Ltd. Semiconductor Device and Method of Dissipating Heat From Thin Package-on-Package Mounted to Substrate
US20130049228A1 (en) * 2011-08-31 2013-02-28 Samsung Electronics Co., Ltd. Semiconductor package having supporting plate and method of forming the same
US20130134583A1 (en) * 2011-05-26 2013-05-30 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
USRE44438E1 (en) 2001-02-27 2013-08-13 Stats Chippac, Ltd. Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate
CN103972185A (en) * 2013-02-01 2014-08-06 凹凸电子(武汉)有限公司 Integrated device and fabrication process thereof
US20140291867A1 (en) * 2013-03-29 2014-10-02 Stmicroelectronics Pte Ltd. Apparatus and method to attach a wireless communication device into a semiconductor package

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002251884A (en) * 2001-02-21 2002-09-06 Toshiba Corp Semiconductor memory and system device therefor
JP4780844B2 (en) * 2001-03-05 2011-09-28 Okiセミコンダクタ株式会社 Semiconductor device
US6586825B1 (en) * 2001-04-26 2003-07-01 Lsi Logic Corporation Dual chip in package with a wire bonded die mounted to a substrate
JP2002373969A (en) * 2001-06-15 2002-12-26 Oki Electric Ind Co Ltd Semiconductor device and method of manufacturing semiconductor device
KR20030027413A (en) * 2001-09-28 2003-04-07 삼성전자주식회사 Multi chip package having spacer that is inserted between chips and manufacturing method thereof
US6569709B2 (en) * 2001-10-15 2003-05-27 Micron Technology, Inc. Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US20060255446A1 (en) 2001-10-26 2006-11-16 Staktek Group, L.P. Stacked modules and method
US7656678B2 (en) 2001-10-26 2010-02-02 Entorian Technologies, Lp Stacked module systems
JP4157715B2 (en) * 2002-03-20 2008-10-01 富士通株式会社 A method of manufacturing a semiconductor device
JP3688249B2 (en) * 2002-04-05 2005-08-24 Necエレクトロニクス株式会社 A method of manufacturing a semiconductor device
US6683385B2 (en) * 2002-04-23 2004-01-27 Ultratera Corporation Low profile stack semiconductor package
US6906403B2 (en) * 2002-06-04 2005-06-14 Micron Technology, Inc. Sealed electronic device packages with transparent coverings
US7294928B2 (en) 2002-09-06 2007-11-13 Tessera, Inc. Components, methods and assemblies for stacked packages
KR100472286B1 (en) * 2002-09-13 2005-03-10 삼성전자주식회사 Semiconductor chip package that adhesive tape is attached on the bonding wire
US6972454B2 (en) * 2002-11-20 2005-12-06 Stmicroelectronics S.R.L. Process for manufacturing a byte selection transistor for a matrix of non volatile memory cells and corresponding structure
US7479407B2 (en) * 2002-11-22 2009-01-20 Freescale Semiconductor, Inc. Digital and RF system and method therefor
US6933605B2 (en) * 2002-12-03 2005-08-23 Advanced Semiconductor Engineering Inc. Semiconductor package
US20070267758A1 (en) * 2002-12-03 2007-11-22 Advanced Semiconductor Engineering Inc. Semiconductor package
US20040124513A1 (en) * 2002-12-19 2004-07-01 Via Technologies, Inc. High-density multichip module package
KR100620202B1 (en) * 2002-12-30 2006-09-01 동부일렉트로닉스 주식회사 Chip size package method for multi stack in semiconductor
US6861761B2 (en) * 2002-12-31 2005-03-01 Advanced Semiconductor Engineering Inc. Multi-chip stack flip-chip package
US7035113B2 (en) * 2003-01-30 2006-04-25 Endicott Interconnect Technologies, Inc. Multi-chip electronic package having laminate carrier and method of making same
US7026719B2 (en) * 2003-02-26 2006-04-11 Advanced Semiconductor Engineering, Inc. Semiconductor package with a heat spreader
JP2004296719A (en) * 2003-03-26 2004-10-21 Renesas Technology Corp Semiconductor device
JP3718205B2 (en) * 2003-07-04 2005-11-24 松下電器産業株式会社 Stacked-chip semiconductor device and a manufacturing method thereof
US7091590B2 (en) * 2003-08-11 2006-08-15 Global Advanced Packaging Technology H.K. Limited Multiple stacked-chip packaging structure
US7187068B2 (en) * 2004-08-11 2007-03-06 Intel Corporation Methods and apparatuses for providing stacked-die devices
US7033861B1 (en) * 2005-05-18 2006-04-25 Staktek Group L.P. Stacked module systems and method
US7417310B2 (en) 2006-11-02 2008-08-26 Entorian Technologies, Lp Circuit module having force resistant construction
JP4897451B2 (en) * 2006-12-04 2012-03-14 ルネサスエレクトロニクス株式会社 Semiconductor device
US20080224305A1 (en) * 2007-03-14 2008-09-18 Shah Amip J Method, apparatus, and system for phase change memory packaging
DE102007018914A1 (en) * 2007-04-19 2008-10-23 Infineon Technologies Ag of the same semiconductor device having a semiconductor chip stack and methods for preparing
US8148825B2 (en) * 2007-06-05 2012-04-03 Stats Chippac Ltd. Integrated circuit package system with leadfinger
US7898091B2 (en) * 2007-10-02 2011-03-01 Sandisk Corporation Multi-host interface controller with USB PHY/analog functions integrated in a single package
US8110908B2 (en) * 2008-12-04 2012-02-07 Stats Chippac Ltd. Integrated circuit packaging system using bottom flip chip die bonding and method of manufacture thereof
KR20100105147A (en) * 2009-03-20 2010-09-29 삼성전자주식회사 Multi-chip package and related device
JP2011077108A (en) * 2009-09-29 2011-04-14 Elpida Memory Inc Semiconductor device

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04302164A (en) * 1991-03-29 1992-10-26 Fujitsu Ltd Semiconductor device
US5222014A (en) * 1992-03-02 1993-06-22 Motorola, Inc. Three-dimensional multi-chip pad array carrier
WO1993023982A1 (en) * 1992-05-11 1993-11-25 Nchip, Inc. Stacked devices for multichip modules
US5801072A (en) * 1996-03-14 1998-09-01 Lsi Logic Corporation Method of packaging integrated circuits
US5994166A (en) * 1997-03-10 1999-11-30 Micron Technology, Inc. Method of constructing stacked packages
JP3055619B2 (en) * 1998-04-30 2000-06-26 日本電気株式会社 Semiconductor device and manufacturing method thereof

Cited By (94)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633078B2 (en) * 2000-03-21 2003-10-14 Mitsubishi Denki Kabushiki Kaisha Semiconductor device, method for manufacturing an electronic equipment, electronic equipment and portable information terminal
US20050056944A1 (en) * 2001-02-27 2005-03-17 Chippac, Inc. Super-thin high speed flip chip package
US8941235B2 (en) 2001-02-27 2015-01-27 Stats Chippac, Ltd. Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate
USRE44438E1 (en) 2001-02-27 2013-08-13 Stats Chippac, Ltd. Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate
US20020125567A1 (en) * 2001-03-09 2002-09-12 Venkateshwaran Vaiyapuri Die support structure
US6844217B2 (en) 2001-03-09 2005-01-18 Micron Technology, Inc. Die support structure
US6798055B2 (en) 2001-03-12 2004-09-28 Micron Technology Die support structure
US20050189623A1 (en) * 2001-03-12 2005-09-01 Salman Akram Multiple die package
US20020127771A1 (en) * 2001-03-12 2002-09-12 Salman Akram Multiple die package
US20050106780A1 (en) * 2001-03-15 2005-05-19 Venkateshwaran Vaiyapuri Semiconductor/printed circuit board assembly, and computer system
US6869827B2 (en) 2001-03-15 2005-03-22 Micron Technology, Inc. Semiconductor/printed circuit board assembly, and computer system
US20030006496A1 (en) * 2001-03-15 2003-01-09 Venkateshwaran Vaiyapuri Semiconductor/printed circuit board assembly, and computer system
US7427535B2 (en) 2001-03-15 2008-09-23 Micron Technology, Inc. Semiconductor/printed circuit board assembly, and computer system
US7514776B2 (en) 2001-03-15 2009-04-07 Micron Technology, Inc. Semiconductor/printed circuit board assembly, and computer system
US20070120238A1 (en) * 2001-03-15 2007-05-31 Micron Technology, Inc. Semiconductor/printed circuit board assembly, and computer system
US20020137258A1 (en) * 2001-03-30 2002-09-26 Salman Akram Die stacking scheme
US20030006495A1 (en) * 2001-03-30 2003-01-09 Salman Akram Die stacking scheme
US7008823B2 (en) 2001-03-30 2006-03-07 Micron Technology, Inc. Die stacking scheme
US7112878B2 (en) 2001-03-30 2006-09-26 Micron Technology, Inc. Die stacking scheme
US6873036B2 (en) 2001-03-30 2005-03-29 Micron Technology, Inc. Die stacking scheme
US6884658B2 (en) * 2001-03-30 2005-04-26 Micron Technology, Inc. Die stacking scheme
US20040229403A1 (en) * 2001-03-30 2004-11-18 Salman Akram Die stacking scheme
US7518223B2 (en) * 2001-08-24 2009-04-14 Micron Technology, Inc. Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer
US6643136B2 (en) * 2001-12-18 2003-11-04 Via Technolgies, Inc. Multi-chip package with embedded cooling element
US7115984B2 (en) 2002-06-18 2006-10-03 Micron Technology, Inc. Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devices
US6727116B2 (en) * 2002-06-18 2004-04-27 Micron Technology, Inc. Semiconductor devices including peripherally located bond pads, assemblies, packages, and methods
US20030230802A1 (en) * 2002-06-18 2003-12-18 Poo Chia Yong Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods
US20040124523A1 (en) * 2002-06-18 2004-07-01 Poo Chia Yong Semiconductor devices including peripherally located bond pads, intermediates thereof, assemblies, and packages including the semiconductor devices, and support elements for the semiconductor devices
US6818977B2 (en) 2002-06-18 2004-11-16 Micron Technology, Inc. Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages
US7226809B2 (en) 2002-06-18 2007-06-05 Micron Technology, Inc. Semiconductor devices and semiconductor device components with peripherally located, castellated contacts, assemblies and packages including such semiconductor devices or packages and associated methods
US8143100B2 (en) * 2002-09-17 2012-03-27 Chippac, Inc. Method of fabricating a semiconductor multi-package module having wire bond interconnect between stacked packages
US20070292990A1 (en) * 2002-09-17 2007-12-20 Marcos Karnezos Semiconductor multi-package module having wire bond interconnect between stacked packages
US20060138649A1 (en) * 2002-10-08 2006-06-29 Chippac, Inc. Semiconductor multi-package module having inverted second package stacked over die-up flip-chip ball grid array (BGA) package
US7009301B2 (en) * 2002-12-30 2006-03-07 Dongbuanam Semiconductor Inc. Semiconductor package with a heat spreader
US20040156173A1 (en) * 2002-12-30 2004-08-12 Nyeon-Sik Jeong Semiconductor package with a heat spreader
US20090027863A1 (en) * 2003-04-04 2009-01-29 Marcos Karnezos Method for making a semiconductor multipackage module including a processor and memory package assemblies
US7749807B2 (en) 2003-04-04 2010-07-06 Chippac, Inc. Method of fabricating a semiconductor multipackage module including a processor and memory package assemblies
US20040195667A1 (en) * 2003-04-04 2004-10-07 Chippac, Inc Semiconductor multipackage module including processor and memory package assemblies
US20060151867A1 (en) * 2003-04-04 2006-07-13 Chippac, Inc Semiconductor multipackage module including processor and memory package assemblies
US7034387B2 (en) * 2003-04-04 2006-04-25 Chippac, Inc. Semiconductor multipackage module including processor and memory package assemblies
US7306973B2 (en) 2003-04-04 2007-12-11 Chippac, Inc. Method for making a semiconductor multipackage module including a processor and memory package assemblies
US7227252B2 (en) 2003-05-12 2007-06-05 Micron Technology, Inc. Semiconductor component having stacked, encapsulated dice and method of fabrication
US7109576B2 (en) * 2003-05-12 2006-09-19 Micron Technology, Inc. Semiconductor component having encapsulated die stack
US7008822B2 (en) 2003-05-12 2006-03-07 Micron Technology, Inc. Method for fabricating semiconductor component having stacked, encapsulated dice
US20060006518A1 (en) * 2003-05-12 2006-01-12 Bolken Todd O Semiconductor component having stacked, encapsulated dice and method of fabrication
US20040229401A1 (en) * 2003-05-12 2004-11-18 Bolken Todd O. Method for fabricating semiconductor component having stacked, encapsulated dice
US20040227240A1 (en) * 2003-05-12 2004-11-18 Bolken Todd O. Semiconductor component having encapsulated die stack
US7183619B2 (en) * 2003-08-06 2007-02-27 Seiko Epson Corporation Surface acoustic wave apparatus
US20050093171A1 (en) * 2003-08-06 2005-05-05 Tsuyoshi Sugiura Surface acoustic wave apparatus
US7208335B2 (en) 2003-09-30 2007-04-24 Micron Technology, Inc. Castellated chip-scale packages and methods for fabricating the same
US20050253225A1 (en) * 2003-10-02 2005-11-17 Interdigital Technology Corporation Wireless coupling of semiconductor dies
US6953994B2 (en) * 2003-10-02 2005-10-11 Interdigital Technology Corporation Wireless coupling of staked dies within system in package
US7304374B2 (en) 2003-10-02 2007-12-04 Interdigital Technology Corporation Wireless coupling of semiconductor dies
US20050073045A1 (en) * 2003-10-02 2005-04-07 Interdigital Technology Corporation Wireless coupling of stacked dies within system in package
WO2005041257A3 (en) * 2003-10-02 2005-08-11 Interdigital Tech Corp Wireless coupling of stacked dies within system in package
WO2005041257A2 (en) * 2003-10-02 2005-05-06 Interdigital Technology Corporation Wireless coupling of stacked dies within system in package
US7232709B2 (en) 2003-12-19 2007-06-19 Nitto Denko Corporation Process for producing a semiconductor device
EP1544908A1 (en) * 2003-12-19 2005-06-22 Nitto Denko Corporation Process for mounting a semiconductor device
US20050156321A1 (en) * 2003-12-19 2005-07-21 Sadahito Misumi Process for producing a semiconductor device
US7405472B2 (en) 2004-03-19 2008-07-29 Nec Electronics Corporation Semiconductor device
US20050205982A1 (en) * 2004-03-19 2005-09-22 Nec Electronics Corporation Semiconductor device
US20070235885A1 (en) * 2004-03-19 2007-10-11 Nec Electronics Corporation Semiconductor device
US7247935B2 (en) * 2004-03-19 2007-07-24 Nec Electronics Corporation Semiconductor device
US8067824B2 (en) 2004-03-24 2011-11-29 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Integrated circuit module package and assembly method thereof
US20050212078A1 (en) * 2004-03-24 2005-09-29 Youngwoo Kwon Integrated circuit module package and assembly method thereof
US20070170583A1 (en) * 2004-03-24 2007-07-26 Youngwoo Kwon Multilayer integrated circuit for RF communication and method for assembly thereof
US7638364B2 (en) * 2004-03-24 2009-12-29 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Multilayer integrated circuit for RF communication and method for assembly thereof
US7217597B2 (en) 2004-06-22 2007-05-15 Micron Technology, Inc. Die stacking scheme
US20090321061A1 (en) * 2004-08-25 2009-12-31 Micron Technology, Inc. Methods and apparatuses for transferring heat from stacked microfeature devices
US8111515B2 (en) * 2004-08-25 2012-02-07 Micron Technology, Inc. Methods and apparatuses for transferring heat from stacked microfeature devices
US20060065958A1 (en) * 2004-09-29 2006-03-30 Pei-Haw Tsao Three dimensional package and packaging method for integrated circuits
US20110074028A1 (en) * 2004-10-07 2011-03-31 Stats Chippac, Ltd. Semiconductor Device and Method of Dissipating Heat From Thin Package-on-Package Mounted to Substrate
US8143108B2 (en) 2004-10-07 2012-03-27 Stats Chippac, Ltd. Semiconductor device and method of dissipating heat from thin package-on-package mounted to substrate
DE112005003671B4 (en) * 2005-08-31 2010-11-25 Intel Corporation, Santa Clara Assembly with a microprocessor and a cache of the level L4, and process for preparing the assembly and the assembly system comprising
US20070136766A1 (en) * 2005-12-09 2007-06-14 Ryuichi Iwamura Cross-phase adapter for powerline communications (PLC) network
US20100219507A1 (en) * 2006-02-16 2010-09-02 Sadahito Misumi Process for producing semiconductor device
US20070246815A1 (en) * 2006-04-21 2007-10-25 Yung-Li Lu Stackable semiconductor package
US7365427B2 (en) * 2006-04-21 2008-04-29 Advanced Semiconductor Engineering, Inc. Stackable semiconductor package
US20100197080A1 (en) * 2006-09-08 2010-08-05 Takeshi Matsumura Adhesive sheet for manufacturing semiconductor device, manufacturing method of semiconductor device using the sheet, and semiconductor device obtained by the method
US9153556B2 (en) 2006-09-08 2015-10-06 Nitto Denko Corporation Adhesive sheet for manufacturing semiconductor device, manufacturing method of semiconductor device using the sheet, and semiconductor device obtained by the method
US8198713B2 (en) * 2007-07-13 2012-06-12 Infineon Technologies Ag Semiconductor wafer structure
US20090014857A1 (en) * 2007-07-13 2009-01-15 Erich Hufgard Semiconductor wafer structure
US7884473B2 (en) 2007-09-05 2011-02-08 Taiwan Semiconductor Manufacturing Co., Inc. Method and structure for increased wire bond density in packages for semiconductor chips
US20090057902A1 (en) * 2007-09-05 2009-03-05 Taiwan Semiconductor Manufacturing Co., Ltd. Method and structure for increased wire bond density in packages for semiconductor chips
US9224713B2 (en) 2011-05-26 2015-12-29 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US8710654B2 (en) * 2011-05-26 2014-04-29 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
US20130134583A1 (en) * 2011-05-26 2013-05-30 Kabushiki Kaisha Toshiba Semiconductor device and manufacturing method thereof
KR101774938B1 (en) * 2011-08-31 2017-09-06 삼성전자 주식회사 Semiconductor package having supporting plate and method of forming the same
US9412720B2 (en) 2011-08-31 2016-08-09 Samsung Electronics Co., Ltd. Semiconductor package having supporting plate and method of forming the same
US8674494B2 (en) * 2011-08-31 2014-03-18 Samsung Electronics Co., Ltd. Semiconductor package having supporting plate and method of forming the same
US20130049228A1 (en) * 2011-08-31 2013-02-28 Samsung Electronics Co., Ltd. Semiconductor package having supporting plate and method of forming the same
CN103972185A (en) * 2013-02-01 2014-08-06 凹凸电子(武汉)有限公司 Integrated device and fabrication process thereof
US20140291867A1 (en) * 2013-03-29 2014-10-02 Stmicroelectronics Pte Ltd. Apparatus and method to attach a wireless communication device into a semiconductor package
US9337111B2 (en) * 2013-03-29 2016-05-10 Stmicroelectronics Pte Ltd Apparatus and method to attach a wireless communication device into a semiconductor package

Also Published As

Publication number Publication date Type
US6414384B1 (en) 2002-07-02 grant

Similar Documents

Publication Publication Date Title
US6558978B1 (en) Chip-over-chip integrated circuit package
US6194786B1 (en) Integrated circuit package providing bond wire clearance over intervening conductive regions
US5977626A (en) Thermally and electrically enhanced PBGA package
US6489676B2 (en) Semiconductor device having an interconnecting post formed on an interposer within a sealing resin
US6043109A (en) Method of fabricating wafer-level package
US6278613B1 (en) Copper pads for heat spreader attach
US7446420B1 (en) Through silicon via chip stack package capable of facilitating chip selection during device operation
US5586006A (en) Multi-chip module having a multi-layer circuit board with insulating layers and wiring conductors stacked together
US6388313B1 (en) Multi-chip module
US6252305B1 (en) Multichip module having a stacked chip arrangement
US6979895B2 (en) Semiconductor assembly of stacked substrates and multiple semiconductor dice
US6404648B1 (en) Assembly and method for constructing a multi-die integrated circuit
US6057601A (en) Heat spreader with a placement recess and bottom saw-teeth for connection to ground planes on a thin two-sided single-core BGA substrate
US6560117B2 (en) Packaged microelectronic die assemblies and methods of manufacture
US5598031A (en) Electrically and thermally enhanced package using a separate silicon substrate
US6960826B2 (en) Multi-chip package and manufacturing method thereof
US5703397A (en) Semiconductor package having an aluminum nitride substrate
US6620648B2 (en) Multi-chip module with extension
US6380048B1 (en) Die paddle enhancement for exposed pad in semiconductor packaging
US6462421B1 (en) Multichip module
US6291881B1 (en) Dual silicon chip package
US6469376B2 (en) Die support structure
US6130823A (en) Stackable ball grid array module and method
US6723582B2 (en) Method of making a semiconductor package having exposed metal strap
US20080105984A1 (en) Semiconductor chip stack package with reinforcing member for preventing package warpage connected to substrate

Legal Events

Date Code Title Description
AS Assignment

Owner name: SILICONWARE PRECISION INDUSTRIES CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LO, RANDY H.Y.;HUANG, CHIEN-PING;WU, CHI-CHUAN;REEL/FRAME:011415/0568

Effective date: 20000824

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12