US20020058385A1 - Semiconductor device and method for manufacturing the same - Google Patents
Semiconductor device and method for manufacturing the same Download PDFInfo
- Publication number
- US20020058385A1 US20020058385A1 US09/981,806 US98180601A US2002058385A1 US 20020058385 A1 US20020058385 A1 US 20020058385A1 US 98180601 A US98180601 A US 98180601A US 2002058385 A1 US2002058385 A1 US 2002058385A1
- Authority
- US
- United States
- Prior art keywords
- diffusion layer
- high concentration
- ion
- impurity
- concentration diffusion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 122
- 238000004519 manufacturing process Methods 0.000 title claims description 43
- 238000000034 method Methods 0.000 title claims description 39
- 238000009792 diffusion process Methods 0.000 claims abstract description 161
- 238000002513 implantation Methods 0.000 claims abstract description 76
- 230000007547 defect Effects 0.000 claims abstract description 42
- 239000012535 impurity Substances 0.000 claims description 90
- 229910052796 boron Inorganic materials 0.000 claims description 83
- 238000005468 ion implantation Methods 0.000 claims description 62
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical group [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 42
- 229910015900 BF3 Inorganic materials 0.000 claims description 39
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical compound FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 claims description 39
- 238000000137 annealing Methods 0.000 claims description 35
- 229910052710 silicon Inorganic materials 0.000 claims description 32
- 239000010703 silicon Substances 0.000 claims description 32
- 229910052731 fluorine Inorganic materials 0.000 claims description 13
- 239000011737 fluorine Substances 0.000 claims description 13
- 229910021480 group 4 element Inorganic materials 0.000 claims description 13
- 229910052732 germanium Inorganic materials 0.000 claims description 6
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 6
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims 2
- -1 boron ion Chemical class 0.000 description 76
- 239000000758 substrate Substances 0.000 description 56
- 150000002500 ions Chemical class 0.000 description 44
- HAYXDMNJJFVXCI-UHFFFAOYSA-N arsenic(5+) Chemical compound [As+5] HAYXDMNJJFVXCI-UHFFFAOYSA-N 0.000 description 35
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 27
- 229910052581 Si3N4 Inorganic materials 0.000 description 18
- 238000004151 rapid thermal annealing Methods 0.000 description 18
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 18
- 102000004129 N-Type Calcium Channels Human genes 0.000 description 14
- 108090000699 N-Type Calcium Channels Proteins 0.000 description 14
- 238000009826 distribution Methods 0.000 description 14
- 229910052698 phosphorus Inorganic materials 0.000 description 13
- 239000011574 phosphorus Substances 0.000 description 13
- 238000010438 heat treatment Methods 0.000 description 12
- 239000013067 intermediate product Substances 0.000 description 12
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 11
- 125000004429 atom Chemical group 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 11
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 11
- 229910052787 antimony Inorganic materials 0.000 description 9
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 9
- 229910052785 arsenic Inorganic materials 0.000 description 8
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 8
- 239000013078 crystal Substances 0.000 description 8
- 238000005530 etching Methods 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 239000002184 metal Substances 0.000 description 6
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 5
- 230000004913 activation Effects 0.000 description 5
- 238000007796 conventional method Methods 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 125000001153 fluoro group Chemical group F* 0.000 description 4
- 230000004907 flux Effects 0.000 description 4
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 3
- 230000003993 interaction Effects 0.000 description 3
- 108091006146 Channels Proteins 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000002730 additional effect Effects 0.000 description 2
- 230000005465 channeling Effects 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 230000007935 neutral effect Effects 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000007790 solid phase Substances 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 229910021474 group 7 element Inorganic materials 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000005204 segregation Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26566—Bombardment with radiation with high-energy radiation producing ion implantation of a cluster, e.g. using a gas cluster ion beam
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/2658—Bombardment with radiation with high-energy radiation producing ion implantation of a molecular ion, e.g. decaborane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
- H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
Definitions
- the present invention relates to a semiconductor device capable of operating at a high speed with a low power consumption and with which it is possible to further increase the degree of integration of semiconductor integrated circuits, and a method for manufacturing the same.
- arsenic (As) ion which is an N-type impurity
- phosphorus (P) ion for which the implantation energy and the dose are greater than those for the arsenic ion
- thermal annealing is performed so as to form an N-type well 101 a in an upper portion of the semiconductor substrate 101 , and an N-type channel diffusion layer 102 in an upper portion of the N-type well 101 a.
- a gate oxide film 103 having a thickness of about 2 nm is formed on the semiconductor substrate 101 , and a gate electrode 104 made of polycrystalline silicon having a thickness of about 200 nm is formed on the gate oxide film 103 .
- arsenic ion is implanted so as to form a first ion implantation layer 105 A, and then boron fluoride (BF 2 ) ion, which is a P-type impurity, is implanted at a lower energy and a higher dose than those for the arsenic ion so as to form a second ion implantation layer 106 A.
- boron fluoride (BF 2 ) ion which is a P-type impurity
- an insulative film of silicon nitride, or the like is deposited to a thickness of about 50 nm on the semiconductor substrate 101 , and then a side wall 107 is formed from the deposited insulative film by selective etching having a strong anisotropy in a direction perpendicular to the substrate plane.
- boron fluoride is implanted into the semiconductor substrate 101 using the gate electrode 104 and the side wall 107 as a mask, and then thermal annealing is performed at a high temperature for a short period of time so as to form a P-type extension high concentration diffusion layer 106 from the second ion implantation layer 106 A in a region of the semiconductor substrate 101 under the side wall 107 , and a pocket diffusion layer 105 from the first ion implantation layer 105 A in a region under the P-type extension high concentration diffusion layer 106 .
- an N-type high concentration diffusion layer 108 is formed in a region beside the side wall 107 .
- boron fluoride (BF 2 ) is used instead of boron (B) for the formation of the P-type extension high concentration diffusion layer 106 . It is possible to reduce the effective implantation projected range of boron by the difference in mass between boron and boron fluoride, thereby shallowing the junction of the P-type extension high concentration diffusion layer 106 .
- the present invention has been made to solve the problems in the prior art, and has an object to realize miniaturization of semiconductor devices without lowering the drivability thereof, by suppressing the dose loss phenomenon after impurity ion implantation.
- the present inventor has reached the following conclusion as a result of conducting various studies on the boron dose loss phenomenon when boron fluoride is used as a P-type dopant.
- Annealing that is performed for forming the side wall 107 after boron fluoride is implanted into the N-type well 101 a i.e., annealing that is performed at a relatively low temperature of about 680° C. to about 850° C. for a long period of time, causes transient enhanced diffusion (hereinafter abbreviated as “TED”) of boron occurs, thereby deepening the junction plane, while fluorine of boron fluoride increases the dose loss of boron. Due to the dose loss phenomenon, the boron concentration in the semiconductor substrate 101 substantially decreases.
- TED transient enhanced diffusion
- TED refers to a phenomenon in which impurity ion diffuses through an interaction between excessive point defects existing in crystal lattices and the implanted impurity ion, whereby the impurity ion diffuses while being accelerated beyond its diffusion coefficient in thermal equilibrium.
- Another problem is that the dose loss increases as the boron fluoride implantation energy is reduced in an attempt to obtain a shallow junction. It is believed that this occurs as follows. As the implantation energy is reduced, the implantation projected range decreases, thereby shortening the distance between the position at which the concentration of the implanted atoms peaks and the surface of the semiconductor substrate 101 . Therefore, the flux of boron atoms toward the surface increases, thereby causing a so-called “surface proximity effect”.
- boron fluoride when boron fluoride is used, a high concentration of fluorine atoms is present in the semiconductor substrate 101 , and fluorine diffuses to surface very rapidly. Therefore, the flux of fluorine toward the substrate surface is further increased, and the surface diffusion of fluorine increases the dose loss of impurity atoms, particularly boron.
- the dose loss phenomenon of boron after boron fluoride implantation is significant at a low implantation energy of 20 keV or less.
- a method for forming a dislocation loop defect layer, thereby suppressing TED is disclosed in, for example, Japanese Laid-Open Patent Publication No. 11-40801.
- the element Y is preferably fluorine
- fluorine would increase the dose loss.
- an LDD diffusion layer is formed through solid phase diffusion from a gate side wall made of an insulative film, it is believed that with solid phase diffusion, the concentration would be insufficient for forming an extension diffusion layer having a high concentration that is required for miniaturized semiconductor devices.
- a dislocation loop defect layer is intentionally provided at a position shallower than the implantation projected range of impurity ion for forming an extension high concentration diffusion layer.
- a semiconductor device of the present invention includes: a gate electrode formed on a semiconductor region via a gate insulative film; an extension high concentration diffusion layer of a first conductivity type formed in the semiconductor region beside the gate electrode; and a dislocation loop defect layer formed in a region of the semiconductor region beside the gate electrode and at a position shallower than an implantation projected range of the extension high concentration diffusion layer.
- the dislocation loop defect layer is formed at a position shallower than the implantation projected range of the extension high concentration diffusion layer. Therefore, during the thermal annealing, impurity atoms diffusing from the extension high concentration diffusion layer toward the surface of the substrate are captured by the dislocation loop defect layer. In this way, the dose loss phenomenon in the extension high concentration diffusion layer is suppressed, whereby it is possible to realize miniaturization while maintaining a sufficient drivability as a semiconductor device. Moreover, since the dislocation loop defect layer provided at a position shallower than the implantation projected range of the extension high concentration diffusion layer is spaced apart from the junction plane of the extension high concentration diffusion layer, junction leak due to the dislocation loop defect layer can also be suppressed.
- the semiconductor device of the present invention further includes a pocket diffusion layer of a second conductivity type formed under the extension high concentration diffusion layer.
- a depletion layer is prevented from spreading in the channel region by the PN junction between the extension high concentration diffusion layer and the underlying pocket diffusion layer, whereby it is possible to suppress manifestation of the short channel effect.
- fluorine is segregated in the dislocation loop defect layer.
- the extension high concentration diffusion layer is formed with a shallow junction
- the phenomenon in which implanted fluorine ion is segregated in defect portions is described in articles including M. C. Ozturk, J. J. Worttman, and R. B. Fair, Appl. Phys. Lett., 52, 963 (1988).
- the semiconductor device of the present invention further includes: a side wall formed on a side surface of the gate electrode on the semiconductor region; and a high concentration diffusion layer of the first conductivity type formed in the semiconductor region beside the side wall so as to be in contact with an outer side of the extension high concentration diffusion layer, the high concentration diffusion layer of the first conductivity type having a junction plane at a place deeper than the extension high concentration diffusion layer.
- the semiconductor device can be provided as a miniaturized MIS transistor.
- a method for manufacturing a semiconductor device of the present invention includes: a first step of forming a gate electrode on a semiconductor region via a gate insulative film; a second step of forming an amorphous layer in an upper portion of the semiconductor region by implanting ion of a group IV element into the semiconductor region using the gate electrode as a mask; a third step of implanting a first impurity of a first conductivity type into the semiconductor region using the gate electrode as a mask with an implantation projected range such that the first impurity reaches a position deeper than the amorphous layer; and a fourth step of subjecting the semiconductor region to thermal annealing so as to form an extension high concentration diffusion layer of the first conductivity type through diffusion of the first impurity, the extension high concentration diffusion layer having a junction at a position deeper than the amorphous layer.
- the first impurity of the first conductivity type is implanted into the semiconductor region with an implantation projected range such that the first impurity reaches a position deeper than the amorphous layer.
- the dislocation loop defect layer is formed in the semiconductor region on the crystal layer side of the interface between the amorphous layer and the crystal layer (the amorphous/crystal interface; hereinafter referred to as the “a/c interface”).
- the dislocation loop defect layer is where interstitial atoms and impurity atoms are captured. Therefore, the flux of impurity atoms toward the surface side of the semiconductor region is suppressed.
- the dose loss in the extension high concentration diffusion layer is reduced, whereby it is possible to realize a semiconductor device that can be miniaturized without lowering the drivability of the device.
- the third step includes a step of implanting a second impurity of a second conductivity type into the semiconductor region using the gate electrode as a mask with an implantation projected range such that the second impurity reaches a position deeper than the amorphous layer; and the fourth step includes a step of forming a pocket diffusion layer of the second conductivity type through diffusion of the second impurity under the extension high concentration diffusion layer.
- the method for manufacturing a semiconductor device of the present invention further includes, after the fourth step: a step of forming a side wall made of an insulative film on a side surface of the gate electrode; and a step of implanting a third impurity of the first conductivity type into the semiconductor region using the gate electrode and the side wall as a mask, and then performing thermal annealing, so as to form a high concentration diffusion layer of the first conductivity type through diffusion of the third impurity, the high concentration diffusion layer of the first conductivity type being located on an outer side of the extension high concentration diffusion layer and having a junction plane at a position deeper than the extension high concentration diffusion layer. In this way, it is possible to realize a miniaturized MIS transistor.
- the group IV element is silicon or germanium. In this way, the a/c interface can reliably be formed at a position shallower than the junction plane of the extension high concentration diffusion layer. In addition, a group IV element is electrically neutral. Moreover, where the semiconductor region is made of silicon, it is preferred to turn the semiconductor region into an amorphous state using silicon so that the atom at a lattice position and the interstitial atom are the same atom.
- the second step includes implanting ion of the group IV element at a dose equal to or greater than a dose such that the semiconductor region is turned into an amorphous state. In this way, it is possible to uniformly form the a/c interface at a position shallower than the junction plane of the extension high concentration diffusion layer.
- the third step includes implanting the second impurity with an implantation projected range of about 14 nm or less.
- the second impurity can be implanted at a low energy so as to provide a shallow junction, and the dose loss phenomenon in the extension high concentration diffusion layer can still be suppressed by the dislocation loop defect layer. Therefore, it is possible to reliably locate the junction plane of the extension high concentration diffusion layer at a shallow position.
- the second impurity is a molecule containing boron fluoride or fluorine.
- the fluorine atoms are likely to be captured by the dislocation loop defect layer, a strong flux of fluorine atoms toward the surface side of the semiconductor region can be reduced, whereby it is possible to reliably prevent the dose loss phenomenon of P-type impurity ion such as boron ion.
- the second impurity is boron.
- the production of BICs can be suppressed, whereby it is possible to reliably improve the activation ratio of P-type impurity ion such as boron ion.
- the third step includes a step of performing a plurality of iterations of ion implantation of the first impurity each at a dose less than or equal to a dose such that the semiconductor region is turned into an amorphous state, each of the iterations of ion implantation being followed by thermal annealing so as to restore a crystallinity of the semiconductor region.
- the implantation damage occurring when implanting the first impurity for forming the extension high concentration diffusion layer is reduced, thereby suppressing TED due to the first impurity.
- the method for manufacturing a semiconductor device of the present invention further includes, between the first step and the third step, a step of forming an insulative film on the semiconductor region so as to cover an exposed portion of the semiconductor region. In this way, it is possible to further suppress the dose loss phenomenon of the first impurity for forming the extension high concentration diffusion layer.
- FIG. 1 is a cross-sectional view illustrating an MIS transistor according to a first embodiment of the present invention.
- FIG. 2A to FIG. 2D are cross-sectional views sequentially illustrating steps in a method for manufacturing the MIS transistor according to the first embodiment of the present invention.
- FIG. 3A and FIG. 3B are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the first embodiment of the present invention.
- FIG. 4 is a graph illustrating the relationship between the depth from the substrate surface and the impurity concentration for each of boron, fluorine and interstitial silicon, along with an a/c interface created by an amorphous layer, in the MIS transistor according to the first embodiment of the present invention.
- FIG. 5 is a graph illustrating the distribution of the boron ion concentration immediately after implantation of boron fluoride ion and that after thermal annealing in the method for manufacturing the MIS transistor according to the first embodiment of the present invention, with a conventional example being shown for comparison.
- FIG. 6A to FIG. 6D are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to a second embodiment of the present invention.
- FIG. 7A to FIG. 7C are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the second embodiment of the present invention.
- FIG. 8A to FIG. 8D are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to a third embodiment of the present invention.
- FIG. 9A and FIG. 9B are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the third embodiment of the present invention.
- FIG. 10 is a graph illustrating the position of a dislocation loop defect layer from the substrate surface, and the boron concentration distribution immediately after implantation and that after annealing, in the MIS transistor according to the third embodiment of the present invention.
- FIG. 11A to FIG. 11D are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to a fourth embodiment of the present invention.
- FIG. 12A to FIG. 12C are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the fourth embodiment of the present invention.
- FIG. 13A to FIG. 13C are cross-sectional views sequentially illustrating steps in a conventional method for manufacturing an MIS transistor.
- FIG. 14A and FIG. 14B are cross-sectional views sequentially illustrating steps in the conventional method for manufacturing an MIS transistor.
- FIG. 15 is a graph illustrating the boron concentration distribution immediately after implantation and that after annealing in the conventional MIS transistor.
- FIG. 1 is a cross-sectional view illustrating an MIS transistor according to the first embodiment of the present invention.
- an N-type well 11 a is formed in an upper portion of a semiconductor substrate 11 made of P-type silicon, for example.
- the N-type well 11 a may alternatively an N-type semiconductor layer provided in a substrate having an SOI structure, or an N-type semiconductor substrate may alternatively be used.
- a gate electrode 13 made of poly-metal or polysilicon is selectively formed on the N-type well 11 a via a gate insulative film 12 made of silicon oxide, or the like.
- a side wall 14 made of silicon nitride or silicon oxide is formed on a side surface of the gate electrode 13 .
- An N-type channel diffusion layer 15 is formed in a region of the N-type well 11 a below the gate electrode 13 .
- a P-type extension high concentration diffusion layer 16 is formed in a region below each side wall 14 .
- An N-type pocket diffusion layer 17 is formed under the P-type extension high concentration diffusion layer 16 .
- a P-type high concentration diffusion layer 18 is formed in a region of the N-type well 11 a beside the side wall 14 so as to be in contact with the outer side of the P-type extension high concentration diffusion layer 16 .
- the P-type high concentration diffusion layer 18 is to be a source-drain diffusion layer having a junction plane at a position deeper than the P-type extension high concentration diffusion layer 16 .
- a feature of the first embodiment is a dislocation loop defect layer 19 provided in a region of the N-type well 11 a beside the gate electrode 13 and at a position shallower than the implantation projected range for the impurity ion of the P-type extension high concentration diffusion layer 16 .
- the dose loss particularly that of impurity atoms forming the P-type extension high concentration diffusion layer 16 , is suppressed. Therefore, it is possible to suppress a decrease in the drivability of the transistor and to realize an MIS transistor having a short gate length.
- FIG. 2A to FIG. 2D, FIG. 3A and FIG. 3B are cross-sectional views sequentially illustrating steps in a method for manufacturing the MIS transistor according to the first embodiment of the present invention.
- the semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1 ⁇ 10 12 /cm 2 by using N-type impurity ion, e.g., arsenic (As) ion.
- N-type impurity ion e.g., arsenic (As) ion.
- As arsenic
- P phosphorus
- rapid thermal annealing in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of the semiconductor substrate 11 , and the N-type channel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a . While arsenic ion is used herein for the N-type channel diffusion layer 15 , antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical.
- the gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed.
- a polycrystalline silicon film having a thickness of about 250 nm is deposited by CVD, or the like, on the gate oxide film 12 , and then the gate electrode 13 is formed from the deposited polycrystalline silicon film by using photolithography and etching.
- the gate electrode 13 may have a poly-metal gate structure obtained by depositing a metal film on polycrystalline silicon.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 6 keV and a dose of about 1 ⁇ 10 15 /cm 2 by using a group IV element, e.g., silicon (Si), and using the gate electrode 13 as a mask, thereby forming an amorphous layer 19 A of silicon having a junction plane at a very shallow position in an upper portion of the N-type channel diffusion layer 15 .
- Germanium (Ge) may be used instead of silicon as the group IV element forming the amorphous layer 19 A.
- the group IV elements are preferred because they are electrically neutral.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7 ⁇ 10 13 /cm 2 by using N-type impurity ion, e.g., arsenic ion, and using the gate electrode 13 again as a mask.
- N-type impurity ion e.g., arsenic ion
- further ion implantation is performed at an implantation energy of about 10 keV and a dose of about 3 ⁇ 10 14 /cm 2 by using P-type impurity ion, e.g., boron fluoride (BF 2 ) ion.
- P-type impurity ion e.g., boron fluoride (BF 2 ) ion.
- the implantation projected range of boron fluoride ion is preferably about 14 nm or less.
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the dislocation loop defect layer 19 in the N-type well 11 a below the a/c interface of the amorphous layer 19 A.
- boron ion diffuses, thereby forming the P-type extension high concentration diffusion layer 16 having a junction plane at a position deeper than the dislocation loop defect layer 19 , and arsenic ion diffuses, thereby forming the N-type pocket diffusion layer 17 under the high concentration diffusion layer 16 .
- the order in which arsenic ion and boron fluoride ion are implanted is not critical.
- the implantation of arsenic ion may be optional, and therefore the provision of the N-type pocket diffusion layer 17 may be optional. Furthermore, the rapid thermal annealing in this step may be omitted.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3 ⁇ 10 15 /cm 2 by using P-type impurity ion, e.g., boron fluoride ion, and using the gate electrode 13 and the side wall 14 as a mask.
- P-type impurity ion e.g., boron fluoride ion
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C.
- the P-type high concentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension high concentration diffusion layer 16 .
- the exposed surface of the semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 2D and after the formation of the gate electrode 13 .
- an insulative film before the rapid thermal annealing is performed in the step of FIG. 2D and after the formation of the gate electrode 13 .
- a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron fluoride ion is implanted via the silicon nitride film.
- the silicon nitride film is preferably removed after the thermal annealing.
- a feature of the first embodiment is in that before the implantation of boron fluoride for forming the P-type extension high concentration diffusion layer 16 , silicon ion is implanted at a low energy and a high dose, followed by thermal annealing, as illustrated in FIG. 2C, thereby forming the dislocation loop defect layer 19 at a very shallow position, as illustrated in FIG. 2D.
- FIG. 4 illustrates the a/c interface created by the amorphous layer 19 A, the impurity concentration distribution of boron ion and that of interstitial silicon immediately after implantation, and the impurity concentration distribution of fluorine ion after annealing.
- the horizontal axis of the graph represents the depth from the substrate surface, and the vertical axis represents the logarithmic value of the impurity concentration.
- boron ion for forming the P-type extension high concentration diffusion layer 16 is implanted so as to have the impurity concentration peak A at a position deeper than the a/c interface created by the amorphous layer 19 A.
- the impurity concentration of interstitial silicon peaks on the crystal layer side (deeper side) of the a/c interface near the a/c interface.
- the impurity concentration peak is located between the a/c interface and the impurity concentration peak A of boron ion.
- the a/c interface is not located in the so-called “tail portion” of the impurity concentration distribution of boron ion (i.e., a deeper side portion of the impurity concentration distribution with respect to the peak of the impurity concentration), and thus the peak of the interstitial silicon concentration also is not located in the tail portion. Therefore, boron ion does not diffuse into the deeper side through TED even during thermal annealing, whereby it is possible to shallow the junction plane of the P-type extension high concentration diffusion layer.
- the a/c interface is located on the substrate surface side of the impurity concentration peak A of boron ion, whereby boron ion, fluorine ion and interstitial silicon are captured by the a/c interface in the thermal annealing.
- fluorine ion which has a substantial surface proximity effect, is unlikely to flow toward the surface side, whereby it is possible to suppress the dose loss phenomenon of boron ion.
- FIG. 5 illustrates the impurity concentration distribution of boron ion immediately after the implantation of boron fluoride ion and after the thermal annealing in the step of FIG. 2D, in comparison with a conventional example.
- a broken line 1 denotes the impurity concentration distribution immediately after the implantation of boron ion, peaking at a relatively shallow position from the substrate surface.
- a solid line 2 denotes the impurity concentration distribution of boron ion after the thermal annealing according to the present embodiment.
- the impurity concentration distribution generally retains its profile immediately after the implantation through the thermal annealing.
- a broken line 3 denoting the impurity concentration distribution of boron ion after the thermal annealing according to the conventional example shows that boron ion diffuses into deep portions of the substrate while the concentration substantially decreases in the vicinity of the substrate surface, indicating that there is undesirable dose loss.
- a top portion of the N-type well 11 a is turned into an amorphous state before the formation of the P-type extension high concentration diffusion layer 16 , thereby providing an additional effect of suppressing channeling of boron fluoride ion forming the extension layer.
- the dislocation loop defect layer 19 is provided at a position shallower than the implantation projected range of the P-type extension high concentration diffusion layer 16 , and thus is spaced apart from the junction plane of the P-type extension high concentration diffusion layer 16 , whereby junction leak due to the dislocation loop defect layer 19 can be suppressed.
- FIG. 6A to FIG. 6D and FIG. 7A to FIG. 7C are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to the second embodiment of the present invention.
- the semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1 ⁇ 10 12 /cm 2 by using N-type impurity ion, e.g., arsenic ion. Then, using N-type impurity ion, e.g., phosphorus ion, ion implantation at an implantation energy of about 260 keV and a dose of about 4 ⁇ 10 12 /cm 2 is performed, and further ion implantation at an implantation energy of about 540 keV and a dose of about 1 ⁇ 10 13 /cm 2 is performed.
- N-type impurity ion e.g., arsenic ion.
- N-type impurity ion e.g., phosphorus ion
- ion implantation at an implantation energy of about 260 keV and a dose of about 4 ⁇ 10 12 /cm 2 is
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of the semiconductor substrate 11 , and the N-type channel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a . While arsenic ion is used herein for the N-type channel diffusion layer 15 , antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical.
- the gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed. Then, a polycrystalline silicon film having a thickness of about 250 nm is deposited on the gate oxide film 12 , and then the gate electrode 13 is selectively formed from the deposited polycrystalline silicon film.
- the gate electrode 13 may have a poly-metal gate structure.
- the N-type well 11 a is subjected to silicon ion implantation at an implantation energy of about 6 keV and a dose of about 1 ⁇ 10 15 /cm 2 using the gate electrode 13 as a mask, thereby forming the amorphous layer 19 A of silicon having a junction plane at a very shallow position in an upper portion of the N-type channel diffusion layer 15 .
- Germanium may alternatively be used as the element forming the amorphous layer 19 A.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7 ⁇ 10 13 /cm 2 by using N-type impurity ion, e.g., arsenic ion, and using the gate electrode 13 as a mask, thereby forming an arsenic ion implantation layer 17 A having a junction plane at a position in the N-type well 11 a deeper than the a/c interface of the amorphous layer 19 A.
- N-type impurity ion e.g., arsenic ion
- the N-type well 11 a is subjected to five iterations of ion implantation at an implantation energy of about 10 keV and a dose of about 6 ⁇ 10 13 /cm 2 by using a P-type impurity ion, e.g., boron fluoride ion, and using the gate electrode 13 as a mask.
- a P-type impurity ion e.g., boron fluoride ion
- the implantation projected range of boron fluoride ion is preferably about 14 nm or less.
- the dislocation loop defect layer 19 is formed in the N-type well 11 a below the a/c interface of the amorphous layer 19 A.
- boron ion diffuses, thereby forming the P-type extension high concentration diffusion layer 16 having a junction plane at a position deeper than the dislocation loop defect layer 19
- arsenic ion diffuses from the arsenic ion implantation layer 17 A, thereby forming the N-type pocket diffusion layer 17 under the high concentration diffusion layer 16 .
- the order in which arsenic ion forming the N-type pocket diffusion layer 17 and boron fluoride ion forming the P-type extension high concentration diffusion layer 16 are implanted is not critical. Moreover, the provision of the N-type pocket diffusion layer 17 may be optional.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3 ⁇ 10 15 /cm 2 by using P-type impurity ion, e.g., boron fluoride ion, and using the gate electrode 13 and the side wall 14 as a mask.
- P-type impurity ion e.g., boron fluoride ion
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C.
- the P-type high concentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension high concentration diffusion layer 16 .
- the implantation step for the extension layer illustrated in FIG. 7A is performed through five iterations of boron fluoride ion implantation each at a low dose, each iteration of ion implantation being followed by thermal annealing so as to restore the crystallinity of the semiconductor substrate 11 .
- the a/c interface of the shallow amorphous layer 19 A formed by implantation of silicon ion from moving deeper in the semiconductor substrate 11 .
- the plurality of iterations of boron fluoride implantation are preferably performed each with a dose such that the N-type well 11 a is not turned into an amorphous state.
- the exposed surface of the semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 7A and after the formation of the gate electrode 13 .
- an insulative film before the rapid thermal annealing is performed in the step of FIG. 7A and after the formation of the gate electrode 13 .
- a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron fluoride ion is implanted via the silicon nitride film. Note that the silicon nitride film is preferably removed after the thermal annealing.
- impurity ion forming the P-type extension high concentration diffusion layer 16 is not limited to boron fluoride, but may alternatively be a molecule containing fluorine, e.g., BF 3 .
- FIG. 8A to FIG. 8D, FIG. 9A and FIG. 9B are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to the third embodiment of the present invention.
- the semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1 ⁇ 10 12 /cm 2 by using N-type impurity ion, e.g., arsenic (As) ion.
- N-type impurity ion e.g., arsenic (As) ion.
- As arsenic
- P phosphorus
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of the semiconductor substrate 11 , and the N-type channel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a . While arsenic ion is used herein for the N-type channel diffusion layer 15 , antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical.
- the gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed.
- a polycrystalline silicon film having a thickness of about 250 nm is deposited by CVD, or the like, on the gate oxide film 12 , and then the gate electrode 13 is selectively formed from the deposited polycrystalline silicon film.
- the gate electrode 13 may have a poly-metal gate structure.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 6 keV and a dose of about 1 ⁇ 10 15 /cm 2 by using a group IV element, e.g., silicon, and using the gate electrode 13 as a mask, thereby forming an amorphous layer 19 A of silicon having a junction plane at a very shallow position in an upper portion of the N-type channel diffusion layer 15 .
- Germanium (Ge) may alternatively be used as the group IV element forming the amorphous layer 19 A.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7 ⁇ 10 13 /cm 2 by using N-type impurity ion, e.g., arsenic ion, and using the gate electrode 13 again as a mask.
- N-type impurity ion e.g., arsenic ion
- further ion implantation is performed at an implantation energy of about 2 keV and a dose of about 3 ⁇ 10 14 /cm 2 by using P-type impurity ion, e.g., boron ion (B + ).
- the implantation projected range of boron ion is preferably about 14 nm or less.
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the dislocation loop defect layer 19 in the N-type well 11 a below the a/c interface of the amorphous layer 19 A.
- boron ion diffuses, thereby forming a P-type extension high concentration diffusion layer 26 having a junction plane at a position deeper than the dislocation loop defect layer 19
- arsenic ion diffuses, thereby forming the N-type pocket diffusion layer 17 under the high concentration diffusion layer 26 .
- arsenic ion and boron ion are implanted is not critical. Moreover, the implantation of arsenic ion may be optional, and therefore the provision of the N-type pocket diffusion layer 17 may be optional. Furthermore, the rapid thermal annealing in this step may be omitted.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3 ⁇ 10 15 /cm 2 by using P-type impurity ion, e.g., boron fluoride ion, and using the gate electrode 13 and the side wall 14 as a mask.
- P-type impurity ion e.g., boron fluoride ion
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C.
- the P-type high concentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension high concentration diffusion layer 26 .
- the exposed surface of the semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 8D and after the formation of the gate electrode 13 .
- an insulative film before the rapid thermal annealing is performed in the step of FIG. 8D and after the formation of the gate electrode 13 .
- a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron ion is implanted via the silicon nitride film.
- the silicon nitride film is preferably removed after the thermal annealing.
- silicon ion is implanted at a low energy and a high dose, followed by thermal annealing, as illustrated in FIG. 8C, before implanting boron for forming the P-type extension high concentration diffusion layer 26 , thereby forming the dislocation loop defect layer 19 at a very shallow position, as illustrated in FIG. 8D.
- FIG. 10 illustrates the dislocation loop defect layer, and the boron ion concentration distribution immediately after the implantation and that after annealing, in the MIS transistor according to the third embodiment.
- the horizontal axis of the graph represents the depth from the substrate surface
- the vertical axis represents the logarithmic value of the boron concentration.
- the dislocation loop defect layer captures interstitial silicon, thereby suppressing TED of boron.
- the concentration of excessive interstitial silicon existing in the vicinity of a high concentration region in the boron implantation is reduced, the boron clustering reaction due to the interaction between boron and interstitial silicon is suppressed. As a result, it is possible to prevent the boron activation concentration from decreasing.
- the dislocation loop defect layer 19 is formed at a shallow position in the semiconductor substrate 11 , the boron diffusion from the inside of the substrate toward the surface thereof is suppressed, whereby it is possible to prevent the dose loss of boron.
- dislocation loop defect layer 19 is spaced apart from the P-type extension high concentration diffusion layer 26 , junction leak due to the dislocation loop defect layer 19 can also be suppressed.
- the semiconductor substrate 11 is turned into an amorphous state before the implantation of boron ion for forming the P-type extension high concentration diffusion layer 26 , thereby providing an additional effect of suppressing channeling of boron ion.
- the activation efficiency of boron in the P-type extension high concentration diffusion layer 26 is improved, and the dose loss is suppressed, whereby it is not necessary to implant an excessive dose of ion. Therefore, the damage to crystal during the ion implantation is reduced, whereby even when boron whose mass number is small is used as the P-type impurity, TED of boron is suppressed. Therefore, it is possible to reliably form the junction of the P-type high concentration impurity layer at a shallow position.
- FIG. 11A to FIG. 11D and FIG. 12A to FIG. 12C are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to the fourth embodiment of the present invention.
- the semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1 ⁇ 10 12 /cm 2 by using N-type impurity ion, e.g., arsenic ion. Then, using N-type impurity ion, e.g., phosphorus ion, ion implantation at an implantation energy of about 260 keV and a dose of about 4 ⁇ 10 12 /cm 2 is performed, and further ion implantation at an implantation energy of about 540 keV and a dose of about 1 ⁇ 10 13 /cm 2 is performed.
- N-type impurity ion e.g., arsenic ion.
- N-type impurity ion e.g., phosphorus ion
- ion implantation at an implantation energy of about 260 keV and a dose of about 4 ⁇ 10 12 /cm 2 is
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of the semiconductor substrate 11 , and the N-type channel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a . While arsenic ion is used herein for the N-type channel diffusion layer 15 , antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical.
- the gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed. Then, a polycrystalline silicon film having a thickness of about 250 nm is deposited on the gate oxide film 12 , and then the gate electrode 13 is formed from the deposited polycrystalline silicon film.
- the gate electrode 13 may have a poly-metal gate structure.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 6 keV and a dose of about 1 ⁇ 10 15 /cm 2 using the gate electrode 13 as a mask, thereby forming the amorphous layer 19 A of silicon having a junction plane at a very shallow position in an upper portion of the N-type channel diffusion layer 15 .
- Germanium may alternatively be used as the element forming the amorphous layer 19 A.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7 ⁇ 10 13 /cm 2 by using N-type impurity ion, e.g., arsenic ion, and using the gate electrode 13 as a mask, thereby forming the arsenic ion implantation layer 17 A having a junction plane at a position in the N-type well 11 a deeper than the a/c interface of the amorphous layer 19 A.
- N-type impurity ion e.g., arsenic ion
- the N-type well 11 a is subjected to five iterations of ion implantation at an implantation energy of about 2 keV and a dose of about 6 ⁇ 10 13 /cm 2 by using a P-type impurity ion, e.g., boron ion, and using the gate electrode 13 as a mask.
- a P-type impurity ion e.g., boron ion
- the implantation projected range of boron ion is preferably about 14 nm or less.
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1050° C.
- the dislocation loop defect layer 19 is formed in the N-type well 11 a below the a/c interface of the amorphous layer 19 A.
- boron ion diffuses, thereby forming the P-type extension high concentration diffusion layer 26 having a junction plane at a position deeper than the dislocation loop defect layer 19
- arsenic ion diffuses from the arsenic ion implantation layer 17 A, thereby forming the N-type pocket diffusion layer 17 under the high concentration diffusion layer 26 .
- the order in which arsenic ion forming the N-type pocket diffusion layer 17 and boron ion forming the P-type extension high concentration diffusion layer 26 are implanted is not critical. Moreover, the provision of the N-type pocket diffusion layer 17 may be optional.
- the N-type well 11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3 ⁇ 10 15 /cm 2 by using P-type impurity ion, e.g., boron fluoride ion, and using the gate electrode 13 and the side wall 14 as a mask.
- P-type impurity ion e.g., boron fluoride ion
- rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C.
- the P-type high concentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension high concentration diffusion layer 26 .
- the implantation step for the extension layer illustrated in FIG. 12A is performed through five iterations of boron ion implantation each at a low dose, each iteration of ion implantation being followed by thermal annealing so as to restore the crystallinity of the semiconductor substrate 11 .
- the shallow junction of the P-type extension high concentration diffusion layer 26 can be reliably maintained while the dose loss phenomenon of boron ion can be reliably suppressed.
- the plurality of iterations of boron implantation are preferably performed each with a dose such that the N-type well 11 a is not turned into an amorphous state.
- the exposed surface of the semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 12A and after the formation of the gate electrode 13 .
- an insulative film before the rapid thermal annealing is performed in the step of FIG. 12A and after the formation of the gate electrode 13 .
- a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron ion is implanted via the silicon nitride film. Note that the silicon nitride film is preferably removed after the thermal annealing.
- boron may be used instead of boron fluoride as impurity ion forming the P-type high concentration diffusion layer 18 , which is a source-drain diffusion layer.
- the ion implantation is preferably performed at an implantation energy of about 5 keV and a dose of about 3 ⁇ 10 15 /cm 2 .
- the MIS transistor may be an N-type MIS transistor.
- effects as those described above can be obtained when arsenic (As) or antimony (Sb) is used as the impurity ion forming an N-type extension high concentration diffusion layer.
Abstract
A semiconductor device includes a gate electrode formed on a semiconductor region via a gate insulative film, and an extension high concentration diffusion layer of a first conductivity type formed in the semiconductor region beside the gate electrode. A dislocation loop defect layer is formed in a region of the semiconductor region beside the gate electrode and at a position shallower than an implantation projected range of the extension high concentration diffusion layer.
Description
- The present invention relates to a semiconductor device capable of operating at a high speed with a low power consumption and with which it is possible to further increase the degree of integration of semiconductor integrated circuits, and a method for manufacturing the same.
- With the advent of ultra high scale integration of semiconductor integrated circuits, there has been a growing demand in the art for further miniaturization of MIS transistors. A method for manufacturing an MIS transistor having a shallow junction plane is desired for realizing the further miniaturization of MIS transistors.
- A conventional method for manufacturing an MIS transistor will now be described with reference to the drawings.
- First, referring to FIG. 13A, arsenic (As) ion, which is an N-type impurity, and phosphorus (P) ion, for which the implantation energy and the dose are greater than those for the arsenic ion, are implanted into a
semiconductor substrate 101 made of P-type silicon. Then, thermal annealing is performed so as to form an N-type well 101 a in an upper portion of thesemiconductor substrate 101, and an N-typechannel diffusion layer 102 in an upper portion of the N-type well 101 a. - Then, referring to FIG. 13B, a
gate oxide film 103 having a thickness of about 2 nm is formed on thesemiconductor substrate 101, and agate electrode 104 made of polycrystalline silicon having a thickness of about 200 nm is formed on thegate oxide film 103. - Then, referring to FIG. 13C, arsenic ion is implanted so as to form a first
ion implantation layer 105A, and then boron fluoride (BF2) ion, which is a P-type impurity, is implanted at a lower energy and a higher dose than those for the arsenic ion so as to form a secondion implantation layer 106A. - Then, referring to FIG. 14A, an insulative film of silicon nitride, or the like, is deposited to a thickness of about 50 nm on the
semiconductor substrate 101, and then aside wall 107 is formed from the deposited insulative film by selective etching having a strong anisotropy in a direction perpendicular to the substrate plane. - Then, referring to FIG. 14B, boron fluoride is implanted into the
semiconductor substrate 101 using thegate electrode 104 and theside wall 107 as a mask, and then thermal annealing is performed at a high temperature for a short period of time so as to form a P-type extension highconcentration diffusion layer 106 from the secondion implantation layer 106A in a region of thesemiconductor substrate 101 under theside wall 107, and apocket diffusion layer 105 from the firstion implantation layer 105A in a region under the P-type extension highconcentration diffusion layer 106. At the same time, an N-type highconcentration diffusion layer 108 is formed in a region beside theside wall 107. - As described above, boron fluoride (BF2) is used instead of boron (B) for the formation of the P-type extension high
concentration diffusion layer 106. It is possible to reduce the effective implantation projected range of boron by the difference in mass between boron and boron fluoride, thereby shallowing the junction of the P-type extension highconcentration diffusion layer 106. - With the conventional method for manufacturing an MIS transistor, however, a so-called “dose loss phenomenon” occurs, in which boron atoms forming the P-type extension high
concentration diffusion layer 106 are lost through the surface of thesemiconductor substrate 101. Due to the dose loss phenomenon, the P-type impurity concentration in thesemiconductor substrate 101 after the thermal annealing is reduced, thereby reducing the drivability of the transistor. - The present invention has been made to solve the problems in the prior art, and has an object to realize miniaturization of semiconductor devices without lowering the drivability thereof, by suppressing the dose loss phenomenon after impurity ion implantation.
- The present inventor has reached the following conclusion as a result of conducting various studies on the boron dose loss phenomenon when boron fluoride is used as a P-type dopant.
- Annealing that is performed for forming the
side wall 107 after boron fluoride is implanted into the N-type well 101 a, i.e., annealing that is performed at a relatively low temperature of about 680° C. to about 850° C. for a long period of time, causes transient enhanced diffusion (hereinafter abbreviated as “TED”) of boron occurs, thereby deepening the junction plane, while fluorine of boron fluoride increases the dose loss of boron. Due to the dose loss phenomenon, the boron concentration in thesemiconductor substrate 101 substantially decreases. Note that TED refers to a phenomenon in which impurity ion diffuses through an interaction between excessive point defects existing in crystal lattices and the implanted impurity ion, whereby the impurity ion diffuses while being accelerated beyond its diffusion coefficient in thermal equilibrium. - Another problem is that the dose loss increases as the boron fluoride implantation energy is reduced in an attempt to obtain a shallow junction. It is believed that this occurs as follows. As the implantation energy is reduced, the implantation projected range decreases, thereby shortening the distance between the position at which the concentration of the implanted atoms peaks and the surface of the
semiconductor substrate 101. Therefore, the flux of boron atoms toward the surface increases, thereby causing a so-called “surface proximity effect”. - Particularly, when boron fluoride is used, a high concentration of fluorine atoms is present in the
semiconductor substrate 101, and fluorine diffuses to surface very rapidly. Therefore, the flux of fluorine toward the substrate surface is further increased, and the surface diffusion of fluorine increases the dose loss of impurity atoms, particularly boron. For example, the dose loss phenomenon of boron after boron fluoride implantation is significant at a low implantation energy of 20 keV or less. - Conversely, when the dose is increased in order to increase the boron concentration in the
semiconductor substrate 101 after thermal annealing, an extra crystal damage is given to thesemiconductor substrate 101, thereby increasing TED of boron atoms. - A method for forming a dislocation loop defect layer, thereby suppressing TED, is disclosed in, for example, Japanese Laid-Open Patent Publication No. 11-40801. This publication discloses forming a dislocation loop defect layer by turning the
semiconductor substrate 101 into an amorphous state by using at least one ion species selected from XYn + type ions (where X is a group IV element, Y is a group VII element, and n=1, 2, 3), and then performing thermal annealing. - However, while the publication states that the element Y is preferably fluorine, it is believed that fluorine would increase the dose loss. Moreover, while the publication states that an LDD diffusion layer is formed through solid phase diffusion from a gate side wall made of an insulative film, it is believed that with solid phase diffusion, the concentration would be insufficient for forming an extension diffusion layer having a high concentration that is required for miniaturized semiconductor devices.
- Moreover, the present inventor has reached the following conclusion as a result of conducting various studies on the possible reasons why TED of boron occurs and why the activation ratio is low even in a case where the junction of a P-type diffusion layer is shallowed by using boron ion (B+) with an acceleration energy being reduced to be lower than that for boron fluoride.
- When a large dose of boron of about 3×1014/cm2 is implanted into an N-type well at a low energy of about 2 keV, for example, and then a side wall is formed by performing annealing at a low temperature of about 680° C. to about 800° C. and for a long period of time, TED of implanted boron occurs, thereby deepening the junction. Since boron is implanted at a relatively high dose, a high concentration portion created in the vicinity of the implantation projected range at the time of ion implantation is clustered as it is, as illustrated in FIG. 15, thereby substantially decreasing the boron activation concentration. It is believed that the clustering is caused by the interaction between boron and excessive interstitial silicon, which leads to formation of boron-interstitial clusters (BICs).
- According to the present invention, which has been made based on the various studies described above, a dislocation loop defect layer is intentionally provided at a position shallower than the implantation projected range of impurity ion for forming an extension high concentration diffusion layer.
- Specifically, a semiconductor device of the present invention includes: a gate electrode formed on a semiconductor region via a gate insulative film; an extension high concentration diffusion layer of a first conductivity type formed in the semiconductor region beside the gate electrode; and a dislocation loop defect layer formed in a region of the semiconductor region beside the gate electrode and at a position shallower than an implantation projected range of the extension high concentration diffusion layer.
- In the semiconductor device of the present invention, the dislocation loop defect layer is formed at a position shallower than the implantation projected range of the extension high concentration diffusion layer. Therefore, during the thermal annealing, impurity atoms diffusing from the extension high concentration diffusion layer toward the surface of the substrate are captured by the dislocation loop defect layer. In this way, the dose loss phenomenon in the extension high concentration diffusion layer is suppressed, whereby it is possible to realize miniaturization while maintaining a sufficient drivability as a semiconductor device. Moreover, since the dislocation loop defect layer provided at a position shallower than the implantation projected range of the extension high concentration diffusion layer is spaced apart from the junction plane of the extension high concentration diffusion layer, junction leak due to the dislocation loop defect layer can also be suppressed.
- It is preferred that the semiconductor device of the present invention further includes a pocket diffusion layer of a second conductivity type formed under the extension high concentration diffusion layer. In this way, a depletion layer is prevented from spreading in the channel region by the PN junction between the extension high concentration diffusion layer and the underlying pocket diffusion layer, whereby it is possible to suppress manifestation of the short channel effect.
- In the semiconductor device of the present invention, it is preferred that fluorine is segregated in the dislocation loop defect layer. In a case where the extension high concentration diffusion layer is formed with a shallow junction, it is preferred to use boron fluoride instead of boron, and the segregation of fluorine, occurring as a result of the fluorine atoms of boron fluoride being captured by the dislocation loop defect layer, indicates that the dose loss phenomenon of boron is suppressed. The phenomenon in which implanted fluorine ion is segregated in defect portions is described in articles including M. C. Ozturk, J. J. Worttman, and R. B. Fair, Appl. Phys. Lett., 52, 963 (1988).
- It is preferred that the semiconductor device of the present invention further includes: a side wall formed on a side surface of the gate electrode on the semiconductor region; and a high concentration diffusion layer of the first conductivity type formed in the semiconductor region beside the side wall so as to be in contact with an outer side of the extension high concentration diffusion layer, the high concentration diffusion layer of the first conductivity type having a junction plane at a place deeper than the extension high concentration diffusion layer. In this way, the semiconductor device can be provided as a miniaturized MIS transistor.
- A method for manufacturing a semiconductor device of the present invention includes: a first step of forming a gate electrode on a semiconductor region via a gate insulative film; a second step of forming an amorphous layer in an upper portion of the semiconductor region by implanting ion of a group IV element into the semiconductor region using the gate electrode as a mask; a third step of implanting a first impurity of a first conductivity type into the semiconductor region using the gate electrode as a mask with an implantation projected range such that the first impurity reaches a position deeper than the amorphous layer; and a fourth step of subjecting the semiconductor region to thermal annealing so as to form an extension high concentration diffusion layer of the first conductivity type through diffusion of the first impurity, the extension high concentration diffusion layer having a junction at a position deeper than the amorphous layer.
- According to the method for manufacturing a semiconductor device of the present invention, the first impurity of the first conductivity type is implanted into the semiconductor region with an implantation projected range such that the first impurity reaches a position deeper than the amorphous layer. Through the following thermal annealing, the dislocation loop defect layer is formed in the semiconductor region on the crystal layer side of the interface between the amorphous layer and the crystal layer (the amorphous/crystal interface; hereinafter referred to as the “a/c interface”). The dislocation loop defect layer is where interstitial atoms and impurity atoms are captured. Therefore, the flux of impurity atoms toward the surface side of the semiconductor region is suppressed. Thus, the dose loss in the extension high concentration diffusion layer is reduced, whereby it is possible to realize a semiconductor device that can be miniaturized without lowering the drivability of the device.
- In the method for manufacturing a semiconductor device of the present invention, it is preferred that: the third step includes a step of implanting a second impurity of a second conductivity type into the semiconductor region using the gate electrode as a mask with an implantation projected range such that the second impurity reaches a position deeper than the amorphous layer; and the fourth step includes a step of forming a pocket diffusion layer of the second conductivity type through diffusion of the second impurity under the extension high concentration diffusion layer.
- It is preferred that the method for manufacturing a semiconductor device of the present invention further includes, after the fourth step: a step of forming a side wall made of an insulative film on a side surface of the gate electrode; and a step of implanting a third impurity of the first conductivity type into the semiconductor region using the gate electrode and the side wall as a mask, and then performing thermal annealing, so as to form a high concentration diffusion layer of the first conductivity type through diffusion of the third impurity, the high concentration diffusion layer of the first conductivity type being located on an outer side of the extension high concentration diffusion layer and having a junction plane at a position deeper than the extension high concentration diffusion layer. In this way, it is possible to realize a miniaturized MIS transistor.
- In the method for manufacturing a semiconductor device of the present invention, it is preferred that the group IV element is silicon or germanium. In this way, the a/c interface can reliably be formed at a position shallower than the junction plane of the extension high concentration diffusion layer. In addition, a group IV element is electrically neutral. Moreover, where the semiconductor region is made of silicon, it is preferred to turn the semiconductor region into an amorphous state using silicon so that the atom at a lattice position and the interstitial atom are the same atom.
- In the method for manufacturing a semiconductor device of the present invention, it is preferred that the second step includes implanting ion of the group IV element at a dose equal to or greater than a dose such that the semiconductor region is turned into an amorphous state. In this way, it is possible to uniformly form the a/c interface at a position shallower than the junction plane of the extension high concentration diffusion layer.
- In the method for manufacturing a semiconductor device of the present invention, it is preferred that the third step includes implanting the second impurity with an implantation projected range of about 14 nm or less. Thus, the second impurity can be implanted at a low energy so as to provide a shallow junction, and the dose loss phenomenon in the extension high concentration diffusion layer can still be suppressed by the dislocation loop defect layer. Therefore, it is possible to reliably locate the junction plane of the extension high concentration diffusion layer at a shallow position.
- In the method for manufacturing a semiconductor device of the present invention, it is preferred that the second impurity is a molecule containing boron fluoride or fluorine. In this way, since the fluorine atoms are likely to be captured by the dislocation loop defect layer, a strong flux of fluorine atoms toward the surface side of the semiconductor region can be reduced, whereby it is possible to reliably prevent the dose loss phenomenon of P-type impurity ion such as boron ion.
- In the method for manufacturing a semiconductor device of the present invention, it is alternatively preferred that the second impurity is boron. In this way, since interstitial atoms are captured by the dislocation loop defect layer, the production of BICs can be suppressed, whereby it is possible to reliably improve the activation ratio of P-type impurity ion such as boron ion.
- In the method for manufacturing a semiconductor device of the present invention, it is preferred that the third step includes a step of performing a plurality of iterations of ion implantation of the first impurity each at a dose less than or equal to a dose such that the semiconductor region is turned into an amorphous state, each of the iterations of ion implantation being followed by thermal annealing so as to restore a crystallinity of the semiconductor region. In this way, it is possible to prevent the a/c interface from moving deeper from the surface. In addition, the implantation damage occurring when implanting the first impurity for forming the extension high concentration diffusion layer is reduced, thereby suppressing TED due to the first impurity.
- It is preferred that the method for manufacturing a semiconductor device of the present invention further includes, between the first step and the third step, a step of forming an insulative film on the semiconductor region so as to cover an exposed portion of the semiconductor region. In this way, it is possible to further suppress the dose loss phenomenon of the first impurity for forming the extension high concentration diffusion layer.
- FIG. 1 is a cross-sectional view illustrating an MIS transistor according to a first embodiment of the present invention.
- FIG. 2A to FIG. 2D are cross-sectional views sequentially illustrating steps in a method for manufacturing the MIS transistor according to the first embodiment of the present invention.
- FIG. 3A and FIG. 3B are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the first embodiment of the present invention.
- FIG. 4 is a graph illustrating the relationship between the depth from the substrate surface and the impurity concentration for each of boron, fluorine and interstitial silicon, along with an a/c interface created by an amorphous layer, in the MIS transistor according to the first embodiment of the present invention.
- FIG. 5 is a graph illustrating the distribution of the boron ion concentration immediately after implantation of boron fluoride ion and that after thermal annealing in the method for manufacturing the MIS transistor according to the first embodiment of the present invention, with a conventional example being shown for comparison.
- FIG. 6A to FIG. 6D are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to a second embodiment of the present invention.
- FIG. 7A to FIG. 7C are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the second embodiment of the present invention.
- FIG. 8A to FIG. 8D are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to a third embodiment of the present invention.
- FIG. 9A and FIG. 9B are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the third embodiment of the present invention.
- FIG. 10 is a graph illustrating the position of a dislocation loop defect layer from the substrate surface, and the boron concentration distribution immediately after implantation and that after annealing, in the MIS transistor according to the third embodiment of the present invention.
- FIG. 11A to FIG. 11D are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to a fourth embodiment of the present invention.
- FIG. 12A to FIG. 12C are cross-sectional views sequentially illustrating steps in the method for manufacturing the MIS transistor according to the fourth embodiment of the present invention.
- FIG. 13A to FIG. 13C are cross-sectional views sequentially illustrating steps in a conventional method for manufacturing an MIS transistor.
- FIG. 14A and FIG. 14B are cross-sectional views sequentially illustrating steps in the conventional method for manufacturing an MIS transistor.
- FIG. 15 is a graph illustrating the boron concentration distribution immediately after implantation and that after annealing in the conventional MIS transistor.
- First Embodiment
- A first embodiment of the present invention will be described with reference to the drawings.
- FIG. 1 is a cross-sectional view illustrating an MIS transistor according to the first embodiment of the present invention.
- As illustrated in FIG. 1, an N-type well11 a is formed in an upper portion of a
semiconductor substrate 11 made of P-type silicon, for example. Note that while the transistor of the present embodiment is formed in and on the N-type well 11 a, the N-type well 11 a may alternatively an N-type semiconductor layer provided in a substrate having an SOI structure, or an N-type semiconductor substrate may alternatively be used. - A
gate electrode 13 made of poly-metal or polysilicon is selectively formed on the N-type well 11 a via agate insulative film 12 made of silicon oxide, or the like. Aside wall 14 made of silicon nitride or silicon oxide is formed on a side surface of thegate electrode 13. - An N-type
channel diffusion layer 15 is formed in a region of the N-type well 11 a below thegate electrode 13. A P-type extension highconcentration diffusion layer 16 is formed in a region below eachside wall 14. An N-typepocket diffusion layer 17 is formed under the P-type extension highconcentration diffusion layer 16. - A P-type high
concentration diffusion layer 18 is formed in a region of the N-type well 11 a beside theside wall 14 so as to be in contact with the outer side of the P-type extension highconcentration diffusion layer 16. The P-type highconcentration diffusion layer 18 is to be a source-drain diffusion layer having a junction plane at a position deeper than the P-type extension highconcentration diffusion layer 16. - A feature of the first embodiment is a dislocation
loop defect layer 19 provided in a region of the N-type well 11 a beside thegate electrode 13 and at a position shallower than the implantation projected range for the impurity ion of the P-type extension highconcentration diffusion layer 16. - Because of the dislocation
loop defect layer 19 provided at a shallow position beside thegate electrode 13, the dose loss, particularly that of impurity atoms forming the P-type extension highconcentration diffusion layer 16, is suppressed. Therefore, it is possible to suppress a decrease in the drivability of the transistor and to realize an MIS transistor having a short gate length. - A method for manufacturing an MIS transistor having such a structure will now be described with reference to the drawings.
- FIG. 2A to FIG. 2D, FIG. 3A and FIG. 3B are cross-sectional views sequentially illustrating steps in a method for manufacturing the MIS transistor according to the first embodiment of the present invention.
- First, referring to FIG. 2A, the
semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1×1012/cm2 by using N-type impurity ion, e.g., arsenic (As) ion. Then, using N-type impurity ion, e.g., phosphorus (P) ion, ion implantation at an implantation energy of about 260 keV and a dose of about 4×1012/cm2 is performed, and further ion implantation at an implantation energy of about 540 keV and a dose of about 1×1013/cm2 is performed. Following the ion implantation, so-called “rapid thermal annealing” is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of thesemiconductor substrate 11, and the N-typechannel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a. While arsenic ion is used herein for the N-typechannel diffusion layer 15, antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical. - Then, referring to FIG. 2B, the
gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed. Then, a polycrystalline silicon film having a thickness of about 250 nm is deposited by CVD, or the like, on thegate oxide film 12, and then thegate electrode 13 is formed from the deposited polycrystalline silicon film by using photolithography and etching. Thegate electrode 13 may have a poly-metal gate structure obtained by depositing a metal film on polycrystalline silicon. - Then, referring to FIG. 2C, the N-type well11 a is subjected to ion implantation at an implantation energy of about 6 keV and a dose of about 1×1015/cm2 by using a group IV element, e.g., silicon (Si), and using the
gate electrode 13 as a mask, thereby forming anamorphous layer 19A of silicon having a junction plane at a very shallow position in an upper portion of the N-typechannel diffusion layer 15. Germanium (Ge) may be used instead of silicon as the group IV element forming theamorphous layer 19A. The group IV elements are preferred because they are electrically neutral. - Then, referring to FIG. 2D, the N-type well11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7×1013/cm2 by using N-type impurity ion, e.g., arsenic ion, and using the
gate electrode 13 again as a mask. Then, further ion implantation is performed at an implantation energy of about 10 keV and a dose of about 3×1014/cm2 by using P-type impurity ion, e.g., boron fluoride (BF2) ion. The implantation projected range of boron fluoride ion is preferably about 14 nm or less. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the dislocationloop defect layer 19 in the N-type well 11 a below the a/c interface of theamorphous layer 19A. At the same time, boron ion diffuses, thereby forming the P-type extension highconcentration diffusion layer 16 having a junction plane at a position deeper than the dislocationloop defect layer 19, and arsenic ion diffuses, thereby forming the N-typepocket diffusion layer 17 under the highconcentration diffusion layer 16. The order in which arsenic ion and boron fluoride ion are implanted is not critical. - Moreover, the implantation of arsenic ion may be optional, and therefore the provision of the N-type
pocket diffusion layer 17 may be optional. Furthermore, the rapid thermal annealing in this step may be omitted. - Then, referring to FIG. 3A, an insulative film made of silicon nitride having a thickness of about 50 nm, for example, is deposited by CVD, or the like, across the entire surface of the
semiconductor substrate 11 including thegate electrode 13, and then the deposited insulative film is subjected to selective etching having a strong anisotropy in a direction perpendicular to the substrate plane, thereby forming theside wall 14 made of the insulative film on the side surface of thegate electrode 13. - Then, referring to FIG. 3B, the N-type well11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3×1015/cm2 by using P-type impurity ion, e.g., boron fluoride ion, and using the
gate electrode 13 and theside wall 14 as a mask. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the P-type highconcentration diffusion layer 18 in a source-drain formation region on the outer side of the P-type extension highconcentration diffusion layer 16. The P-type highconcentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension highconcentration diffusion layer 16. - Note that it is preferred that the exposed surface of the
semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 2D and after the formation of thegate electrode 13. In this way, it is possible to more reliably prevent the dose loss of boron ion. Specifically, a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron fluoride ion is implanted via the silicon nitride film. Note that the silicon nitride film is preferably removed after the thermal annealing. - The function of the
amorphous layer 19A illustrated in FIG. 2C and that of the dislocationloop defect layer 19 illustrated in FIG. 2D will now be described. - A feature of the first embodiment is in that before the implantation of boron fluoride for forming the P-type extension high
concentration diffusion layer 16, silicon ion is implanted at a low energy and a high dose, followed by thermal annealing, as illustrated in FIG. 2C, thereby forming the dislocationloop defect layer 19 at a very shallow position, as illustrated in FIG. 2D. - FIG. 4 illustrates the a/c interface created by the
amorphous layer 19A, the impurity concentration distribution of boron ion and that of interstitial silicon immediately after implantation, and the impurity concentration distribution of fluorine ion after annealing. In FIG. 4, the horizontal axis of the graph represents the depth from the substrate surface, and the vertical axis represents the logarithmic value of the impurity concentration. - As illustrated in FIG. 4, boron ion for forming the P-type extension high
concentration diffusion layer 16 is implanted so as to have the impurity concentration peak A at a position deeper than the a/c interface created by theamorphous layer 19A. In this way, the impurity concentration of interstitial silicon peaks on the crystal layer side (deeper side) of the a/c interface near the a/c interface. Thus, the impurity concentration peak is located between the a/c interface and the impurity concentration peak A of boron ion. As a result, the a/c interface is not located in the so-called “tail portion” of the impurity concentration distribution of boron ion (i.e., a deeper side portion of the impurity concentration distribution with respect to the peak of the impurity concentration), and thus the peak of the interstitial silicon concentration also is not located in the tail portion. Therefore, boron ion does not diffuse into the deeper side through TED even during thermal annealing, whereby it is possible to shallow the junction plane of the P-type extension high concentration diffusion layer. - Moreover, the a/c interface is located on the substrate surface side of the impurity concentration peak A of boron ion, whereby boron ion, fluorine ion and interstitial silicon are captured by the a/c interface in the thermal annealing. Thus, there is a particular advantage that fluorine ion, which has a substantial surface proximity effect, is unlikely to flow toward the surface side, whereby it is possible to suppress the dose loss phenomenon of boron ion.
- The impurity concentration distribution of boron ion illustrated in FIG. 5 is obtained by the diffusion and capture mechanism described above.
- FIG. 5 illustrates the impurity concentration distribution of boron ion immediately after the implantation of boron fluoride ion and after the thermal annealing in the step of FIG. 2D, in comparison with a conventional example. In FIG. 5, a
broken line 1 denotes the impurity concentration distribution immediately after the implantation of boron ion, peaking at a relatively shallow position from the substrate surface. A solid line 2 denotes the impurity concentration distribution of boron ion after the thermal annealing according to the present embodiment. As shown in the figure, in the first embodiment, the impurity concentration distribution generally retains its profile immediately after the implantation through the thermal annealing. In contrast, abroken line 3 denoting the impurity concentration distribution of boron ion after the thermal annealing according to the conventional example shows that boron ion diffuses into deep portions of the substrate while the concentration substantially decreases in the vicinity of the substrate surface, indicating that there is undesirable dose loss. - Moreover, according to the first embodiment, a top portion of the N-type well11 a is turned into an amorphous state before the formation of the P-type extension high
concentration diffusion layer 16, thereby providing an additional effect of suppressing channeling of boron fluoride ion forming the extension layer. - Moreover, the dislocation
loop defect layer 19 is provided at a position shallower than the implantation projected range of the P-type extension highconcentration diffusion layer 16, and thus is spaced apart from the junction plane of the P-type extension highconcentration diffusion layer 16, whereby junction leak due to the dislocationloop defect layer 19 can be suppressed. - Moreover, since the dose loss is suppressed, it is not necessary to implant an excessive dose of ion. Therefore, it is possible to reduce the damage to crystal during the ion implantation, and to improve the throughput of the ion implantation step.
- Second Embodiment
- A second embodiment of the present invention will now be described with reference to the drawings.
- FIG. 6A to FIG. 6D and FIG. 7A to FIG. 7C are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to the second embodiment of the present invention.
- First, referring to FIG. 6A, the
semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1×1012/cm2 by using N-type impurity ion, e.g., arsenic ion. Then, using N-type impurity ion, e.g., phosphorus ion, ion implantation at an implantation energy of about 260 keV and a dose of about 4×1012/cm2 is performed, and further ion implantation at an implantation energy of about 540 keV and a dose of about 1×1013/cm2 is performed. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of thesemiconductor substrate 11, and the N-typechannel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a. While arsenic ion is used herein for the N-typechannel diffusion layer 15, antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical. - Then, referring to FIG. 6B, the
gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed. Then, a polycrystalline silicon film having a thickness of about 250 nm is deposited on thegate oxide film 12, and then thegate electrode 13 is selectively formed from the deposited polycrystalline silicon film. Thegate electrode 13 may have a poly-metal gate structure. - Then, referring to FIG. 6C, the N-type well11 a is subjected to silicon ion implantation at an implantation energy of about 6 keV and a dose of about 1×1015/cm2 using the
gate electrode 13 as a mask, thereby forming theamorphous layer 19A of silicon having a junction plane at a very shallow position in an upper portion of the N-typechannel diffusion layer 15. Germanium may alternatively be used as the element forming theamorphous layer 19A. - Then, referring to FIG. 6D, the N-type well11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7×1013/cm2 by using N-type impurity ion, e.g., arsenic ion, and using the
gate electrode 13 as a mask, thereby forming an arsenicion implantation layer 17A having a junction plane at a position in the N-type well 11 a deeper than the a/c interface of theamorphous layer 19A. - Then, referring to FIG. 7A, the N-type well11 a is subjected to five iterations of ion implantation at an implantation energy of about 10 keV and a dose of about 6×1013/cm2 by using a P-type impurity ion, e.g., boron fluoride ion, and using the
gate electrode 13 as a mask. The implantation projected range of boron fluoride ion is preferably about 14 nm or less. After each iteration of ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds. Thus, the dislocationloop defect layer 19 is formed in the N-type well 11 a below the a/c interface of theamorphous layer 19A. At the same time, boron ion diffuses, thereby forming the P-type extension highconcentration diffusion layer 16 having a junction plane at a position deeper than the dislocationloop defect layer 19, and arsenic ion diffuses from the arsenicion implantation layer 17A, thereby forming the N-typepocket diffusion layer 17 under the highconcentration diffusion layer 16. - Also in the second embodiment, the order in which arsenic ion forming the N-type
pocket diffusion layer 17 and boron fluoride ion forming the P-type extension highconcentration diffusion layer 16 are implanted is not critical. Moreover, the provision of the N-typepocket diffusion layer 17 may be optional. - Then, referring to FIG. 7B, an insulative film made of silicon nitride having a thickness of about 50 nm, for example, is deposited by CVD across the entire surface of the
semiconductor substrate 11 including thegate electrode 13, and then the deposited insulative film is subjected to selective etching having a strong anisotropy in a direction perpendicular to the substrate plane, thereby forming theside wall 14 made of the insulative film on the side surface of thegate electrode 13. - Then, referring to FIG. 7C, the N-type well11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3×1015/cm2 by using P-type impurity ion, e.g., boron fluoride ion, and using the
gate electrode 13 and theside wall 14 as a mask. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the P-type highconcentration diffusion layer 18 in a source-drain formation region on the outer side of the P-type extension highconcentration diffusion layer 16. The P-type highconcentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension highconcentration diffusion layer 16. - As described above, in the second embodiment, the implantation step for the extension layer illustrated in FIG. 7A is performed through five iterations of boron fluoride ion implantation each at a low dose, each iteration of ion implantation being followed by thermal annealing so as to restore the crystallinity of the
semiconductor substrate 11. In this way, it is possible to prevent the a/c interface of the shallowamorphous layer 19A formed by implantation of silicon ion from moving deeper in thesemiconductor substrate 11. As a result, it is possible to prevent the peak position of the interstitial silicon illustrated in FIG. 4 from passing beyond the impurity concentration peak A of boron ion, whereby the shallow junction of the P-type extension highconcentration diffusion layer 16 can be reliably maintained while the dose loss phenomenon of boron ion and fluorine ion can be reliably suppressed. - Note that the plurality of iterations of boron fluoride implantation are preferably performed each with a dose such that the N-type well11 a is not turned into an amorphous state.
- Moreover, it is preferred that the exposed surface of the
semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 7A and after the formation of thegate electrode 13. In this way, it is possible to more reliably prevent the dose loss of boron ion. Specifically, a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron fluoride ion is implanted via the silicon nitride film. Note that the silicon nitride film is preferably removed after the thermal annealing. - Moreover, in the first or second embodiment, impurity ion forming the P-type extension high
concentration diffusion layer 16 is not limited to boron fluoride, but may alternatively be a molecule containing fluorine, e.g., BF3. - Third Embodiment
- A third embodiment of the present invention will now be described with reference to the drawings.
- FIG. 8A to FIG. 8D, FIG. 9A and FIG. 9B are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to the third embodiment of the present invention.
- First, referring to FIG. 8A, the
semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1×1012/cm2 by using N-type impurity ion, e.g., arsenic (As) ion. Then, using N-type impurity ion, e.g., phosphorus (P) ion, ion implantation at an implantation energy of about 260 keV and a dose of about 4×1012/cm2 is performed, and further ion implantation at an implantation energy of about 540 keV and a dose of about 1×1013/cm2 is performed. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of thesemiconductor substrate 11, and the N-typechannel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a. While arsenic ion is used herein for the N-typechannel diffusion layer 15, antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical. - Then, referring to FIG. 8B, the
gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed. Then, a polycrystalline silicon film having a thickness of about 250 nm is deposited by CVD, or the like, on thegate oxide film 12, and then thegate electrode 13 is selectively formed from the deposited polycrystalline silicon film. Thegate electrode 13 may have a poly-metal gate structure. - Then, referring to FIG. 8C, the N-type well11 a is subjected to ion implantation at an implantation energy of about 6 keV and a dose of about 1×1015/cm2 by using a group IV element, e.g., silicon, and using the
gate electrode 13 as a mask, thereby forming anamorphous layer 19A of silicon having a junction plane at a very shallow position in an upper portion of the N-typechannel diffusion layer 15. Germanium (Ge) may alternatively be used as the group IV element forming theamorphous layer 19A. - Then, referring to FIG. 8D, the N-type well11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7×1013/cm2 by using N-type impurity ion, e.g., arsenic ion, and using the
gate electrode 13 again as a mask. Then, further ion implantation is performed at an implantation energy of about 2 keV and a dose of about 3×1014/cm2 by using P-type impurity ion, e.g., boron ion (B+). The implantation projected range of boron ion is preferably about 14 nm or less. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the dislocationloop defect layer 19 in the N-type well 11 a below the a/c interface of theamorphous layer 19A. At the same time, boron ion diffuses, thereby forming a P-type extension highconcentration diffusion layer 26 having a junction plane at a position deeper than the dislocationloop defect layer 19, and arsenic ion diffuses, thereby forming the N-typepocket diffusion layer 17 under the highconcentration diffusion layer 26. - Note that the order in which arsenic ion and boron ion are implanted is not critical. Moreover, the implantation of arsenic ion may be optional, and therefore the provision of the N-type
pocket diffusion layer 17 may be optional. Furthermore, the rapid thermal annealing in this step may be omitted. - Then, referring to FIG. 9A, an insulative film made of silicon nitride having a thickness of about 50 nm, for example, is deposited by CVD, or the like, across the entire surface of the
semiconductor substrate 11 including thegate electrode 13, and then the deposited insulative film is subjected to selective etching having a strong anisotropy in a direction perpendicular to the substrate plane, thereby forming theside wall 14 made of the insulative film on the side surface of thegate electrode 13. - Then, referring to FIG. 9B, the N-type well11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3×1015/cm2 by using P-type impurity ion, e.g., boron fluoride ion, and using the
gate electrode 13 and theside wall 14 as a mask. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the P-type highconcentration diffusion layer 18 in a source-drain formation region on the outer side of the P-type extension highconcentration diffusion layer 26. The P-type highconcentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension highconcentration diffusion layer 26. - Note that it is preferred that the exposed surface of the
semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 8D and after the formation of thegate electrode 13. In this way, it is possible to more reliably prevent the dose loss of boron ion. Specifically, a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron ion is implanted via the silicon nitride film. Note that the silicon nitride film is preferably removed after the thermal annealing. - In the third embodiment, as in the first and second embodiments, silicon ion is implanted at a low energy and a high dose, followed by thermal annealing, as illustrated in FIG. 8C, before implanting boron for forming the P-type extension high
concentration diffusion layer 26, thereby forming the dislocationloop defect layer 19 at a very shallow position, as illustrated in FIG. 8D. - FIG. 10 illustrates the dislocation loop defect layer, and the boron ion concentration distribution immediately after the implantation and that after annealing, in the MIS transistor according to the third embodiment. In FIG. 10, the horizontal axis of the graph represents the depth from the substrate surface, and the vertical axis represents the logarithmic value of the boron concentration. As illustrated in FIG. 10, since the dislocation loop defect layer is formed at a shallow position in the substrate, the dislocation loop defect layer captures interstitial silicon, thereby suppressing TED of boron. Moreover, since the concentration of excessive interstitial silicon existing in the vicinity of a high concentration region in the boron implantation is reduced, the boron clustering reaction due to the interaction between boron and interstitial silicon is suppressed. As a result, it is possible to prevent the boron activation concentration from decreasing.
- Moreover, by forming the dislocation
loop defect layer 19 at a shallow position in thesemiconductor substrate 11, the boron diffusion from the inside of the substrate toward the surface thereof is suppressed, whereby it is possible to prevent the dose loss of boron. - Moreover, since the dislocation
loop defect layer 19 is spaced apart from the P-type extension highconcentration diffusion layer 26, junction leak due to the dislocationloop defect layer 19 can also be suppressed. - In addition, the
semiconductor substrate 11 is turned into an amorphous state before the implantation of boron ion for forming the P-type extension highconcentration diffusion layer 26, thereby providing an additional effect of suppressing channeling of boron ion. - As described above, according to the third embodiment, the activation efficiency of boron in the P-type extension high
concentration diffusion layer 26 is improved, and the dose loss is suppressed, whereby it is not necessary to implant an excessive dose of ion. Therefore, the damage to crystal during the ion implantation is reduced, whereby even when boron whose mass number is small is used as the P-type impurity, TED of boron is suppressed. Therefore, it is possible to reliably form the junction of the P-type high concentration impurity layer at a shallow position. - Fourth Embodiment
- A fourth embodiment of the present invention will now be described with reference to the drawings.
- FIG. 11A to FIG. 11D and FIG. 12A to FIG. 12C are cross-sectional views sequentially illustrating steps in a method for manufacturing an MIS transistor according to the fourth embodiment of the present invention.
- First, referring to FIG. 11A, the
semiconductor substrate 11 made of P-type silicon is subjected to ion implantation at an implantation energy of about 140 keV and a dose of about 1×1012/cm2 by using N-type impurity ion, e.g., arsenic ion. Then, using N-type impurity ion, e.g., phosphorus ion, ion implantation at an implantation energy of about 260 keV and a dose of about 4×1012/cm2 is performed, and further ion implantation at an implantation energy of about 540 keV and a dose of about 1×1013/cm2 is performed. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1025° C. at a heating rate of about 100° C./sec and then held at the high temperature for about 1 second to about 10 seconds, thereby forming the N-type well 11 a through diffusion of phosphorus ion in an upper portion of thesemiconductor substrate 11, and the N-typechannel diffusion layer 15 through diffusion of arsenic ion in an upper portion of the N-type well 11 a. While arsenic ion is used herein for the N-typechannel diffusion layer 15, antimony or a mixture of arsenic and antimony may alternatively be used. Note that the order in which arsenic ion and phosphorus ion are implanted is not critical. - Then, referring to FIG. 11B, the
gate insulative film 12 made of a thermal oxide film, or the like, and having a thickness of about 2.2 nm is formed. Then, a polycrystalline silicon film having a thickness of about 250 nm is deposited on thegate oxide film 12, and then thegate electrode 13 is formed from the deposited polycrystalline silicon film. Thegate electrode 13 may have a poly-metal gate structure. - Then, referring to FIG. 11C, the N-type well11 a is subjected to ion implantation at an implantation energy of about 6 keV and a dose of about 1×1015/cm2 using the
gate electrode 13 as a mask, thereby forming theamorphous layer 19A of silicon having a junction plane at a very shallow position in an upper portion of the N-typechannel diffusion layer 15. Germanium may alternatively be used as the element forming theamorphous layer 19A. - Then, referring to FIG. 11D, the N-type well11 a is subjected to ion implantation at an implantation energy of about 130 keV and a dose of about 7×1013/cm2 by using N-type impurity ion, e.g., arsenic ion, and using the
gate electrode 13 as a mask, thereby forming the arsenicion implantation layer 17A having a junction plane at a position in the N-type well 11 a deeper than the a/c interface of theamorphous layer 19A. - Then, referring to FIG. 12A, the N-type well11 a is subjected to five iterations of ion implantation at an implantation energy of about 2 keV and a dose of about 6×1013/cm2 by using a P-type impurity ion, e.g., boron ion, and using the
gate electrode 13 as a mask. The implantation projected range of boron ion is preferably about 14 nm or less. After each iteration of ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 900° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds. Thus, the dislocationloop defect layer 19 is formed in the N-type well 11 a below the a/c interface of theamorphous layer 19A. At the same time, boron ion diffuses, thereby forming the P-type extension highconcentration diffusion layer 26 having a junction plane at a position deeper than the dislocationloop defect layer 19, and arsenic ion diffuses from the arsenicion implantation layer 17A, thereby forming the N-typepocket diffusion layer 17 under the highconcentration diffusion layer 26. - Also in the fourth embodiment, the order in which arsenic ion forming the N-type
pocket diffusion layer 17 and boron ion forming the P-type extension highconcentration diffusion layer 26 are implanted is not critical. Moreover, the provision of the N-typepocket diffusion layer 17 may be optional. - Then, referring to FIG. 12B, an insulative film made of silicon nitride having a thickness of about 50 nm, for example, is deposited by CVD across the entire surface of the
semiconductor substrate 11 including thegate electrode 13, and then the deposited insulative film is subjected to selective etching having a strong anisotropy in a direction perpendicular to the substrate plane, thereby forming theside wall 14 made of the insulative film on the side surface of thegate electrode 13. - Then, referring to FIG. 12C, the N-type well11 a is subjected to ion implantation at an implantation energy of about 30 keV and a dose of about 3×1015/cm2 by using P-type impurity ion, e.g., boron fluoride ion, and using the
gate electrode 13 and theside wall 14 as a mask. Following the ion implantation, rapid thermal annealing is performed, in which the intermediate product is heated to a high temperature of about 1000° C. to about 1050° C. at a heating rate of about 100° C./sec and then held at the high temperature for up to about 10 seconds, thereby forming the P-type highconcentration diffusion layer 18 in a source-drain formation region on the outer side of the P-type extension highconcentration diffusion layer 26. The P-type highconcentration diffusion layer 18 is formed through diffusion of boron ion and has a junction plane at a position deeper than the P-type extension highconcentration diffusion layer 26. - As described above, in the fourth embodiment, the implantation step for the extension layer illustrated in FIG. 12A is performed through five iterations of boron ion implantation each at a low dose, each iteration of ion implantation being followed by thermal annealing so as to restore the crystallinity of the
semiconductor substrate 11. In this way, it is possible to prevent the a/c interface of the shallowamorphous layer 19A formed by implantation of silicon ion from moving deeper in thesemiconductor substrate 11. As a result, the shallow junction of the P-type extension highconcentration diffusion layer 26 can be reliably maintained while the dose loss phenomenon of boron ion can be reliably suppressed. - Note that the plurality of iterations of boron implantation are preferably performed each with a dose such that the N-type well11 a is not turned into an amorphous state.
- Moreover, it is preferred that the exposed surface of the
semiconductor substrate 11 is covered by an insulative film before the rapid thermal annealing is performed in the step of FIG. 12A and after the formation of thegate electrode 13. In this way, it is possible to more reliably prevent the dose loss of boron ion. Specifically, a silicon nitride film having a thickness of about 2 nm, for example, is deposited by low pressure CVD, or the like, and then boron ion is implanted via the silicon nitride film. Note that the silicon nitride film is preferably removed after the thermal annealing. - Note that in the first to fourth embodiments, boron may be used instead of boron fluoride as impurity ion forming the P-type high
concentration diffusion layer 18, which is a source-drain diffusion layer. In a case where boron is used, the ion implantation is preferably performed at an implantation energy of about 5 keV and a dose of about 3×1015/cm2. - Moreover, while the first to fourth embodiments have been described above with respect to a P-type MIS transistor, the MIS transistor may be an N-type MIS transistor. For example, effects as those described above can be obtained when arsenic (As) or antimony (Sb) is used as the impurity ion forming an N-type extension high concentration diffusion layer.
Claims (14)
1. A semiconductor device, comprising:
a gate electrode formed on a semiconductor region via a gate insulative film;
an extension high concentration diffusion layer of a first conductivity type formed in the semiconductor region beside the gate electrode; and
a dislocation loop defect layer formed in a region of the semiconductor region beside the gate electrode and at a position shallower than an implantation projected range of the extension high concentration diffusion layer.
2. The semiconductor device of claim 1 , further comprising a pocket diffusion layer of a second conductivity type formed under the extension high concentration diffusion layer.
3. The semiconductor device of claim 1 , wherein fluorine is segregated in the dislocation loop defect layer.
4. The semiconductor device of claim 1 , further comprising:
a side wall formed on a side surface of the gate electrode on the semiconductor region; and
a high concentration diffusion layer of the first conductivity type formed in the semiconductor region beside the side wall so as to be in contact with an outer side of the extension high concentration diffusion layer, the high concentration diffusion layer of the first conductivity type having a junction plane at a place deeper than the extension high concentration diffusion layer.
5. A method for manufacturing a semiconductor device, comprising:
a first step of forming a gate electrode on a semiconductor region via a gate insulative film;
a second step of forming an amorphous layer in an upper portion of the semiconductor region by implanting ion of a group IV element into the semiconductor region using the gate electrode as a mask;
a third step of implanting a first impurity of a first conductivity type into the semiconductor region using the gate electrode as a mask with an implantation projected range such that the first impurity reaches a position deeper than the amorphous layer; and
a fourth step of subjecting the semiconductor region to thermal annealing so as to form an extension high concentration diffusion layer of the first conductivity type through diffusion of the first impurity, the extension high concentration diffusion layer having a junction at a position deeper than the amorphous layer.
6. The method for manufacturing a semiconductor device of claim 5 , wherein:
the third step includes a step of implanting a second impurity of a second conductivity type into the semiconductor region using the gate electrode as a mask with an implantation projected range such that the second impurity reaches a position deeper than the amorphous layer; and
the fourth step includes a step of forming a pocket diffusion layer of the second conductivity type through diffusion of the second impurity under the extension high concentration diffusion layer.
7. The method for manufacturing a semiconductor device of claim 5 , further comprising, after the fourth step:
a step of forming a side wall made of an insulative film on a side surface of the gate electrode; and
a step of implanting a third impurity of the first conductivity type into the semiconductor region using the gate electrode and the side wall as a mask, and then performing thermal annealing, so as to form a high concentration diffusion layer of the first conductivity type through diffusion of the third impurity, the high concentration diffusion layer of the first conductivity type being located on an outer side of the extension high concentration diffusion layer and having a junction plane at a position deeper than the extension high concentration diffusion layer.
8. The method for manufacturing a semiconductor device of claim 5 , wherein the group IV element is silicon or germanium.
9. The method for manufacturing a semiconductor device of claim 5 , wherein the second step includes implanting ion of the group IV element at a dose equal to or greater than a dose such that the semiconductor region is turned into an amorphous state.
10. The method for manufacturing a semiconductor device of claim 5 , wherein the third step includes implanting the second impurity with an implantation projected range of about 14 nm or less.
11. The method for manufacturing a semiconductor device of claim 5 , wherein the second impurity is a molecule containing boron fluoride or fluorine.
12. The method for manufacturing a semiconductor device of claim 5 , wherein the second impurity is boron.
13. The method for manufacturing a semiconductor device of claim 5 , wherein the third step includes a step of performing a plurality of iterations of ion implantation of the first impurity each at a dose less than or equal to a dose such that the semiconductor region is turned into an amorphous state, each of the iterations of ion implantation being followed by thermal annealing so as to restore a crystallinity of the semiconductor region.
14. The method for manufacturing a semiconductor device of claim 5 , further comprising, between the first step and the third step, a step of forming an insulative film on the semiconductor region so as to cover an exposed portion of the semiconductor region.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/642,655 US6852610B2 (en) | 2000-10-26 | 2003-08-19 | Semiconductor device and method for manufacturing the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000-327103 | 2000-10-26 | ||
JP2000327103 | 2000-10-26 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/642,655 Division US6852610B2 (en) | 2000-10-26 | 2003-08-19 | Semiconductor device and method for manufacturing the same |
Publications (1)
Publication Number | Publication Date |
---|---|
US20020058385A1 true US20020058385A1 (en) | 2002-05-16 |
Family
ID=18804194
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/981,806 Abandoned US20020058385A1 (en) | 2000-10-26 | 2001-10-19 | Semiconductor device and method for manufacturing the same |
US10/642,655 Expired - Lifetime US6852610B2 (en) | 2000-10-26 | 2003-08-19 | Semiconductor device and method for manufacturing the same |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/642,655 Expired - Lifetime US6852610B2 (en) | 2000-10-26 | 2003-08-19 | Semiconductor device and method for manufacturing the same |
Country Status (1)
Country | Link |
---|---|
US (2) | US20020058385A1 (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040072394A1 (en) * | 2002-10-10 | 2004-04-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US20050247977A1 (en) * | 2004-05-07 | 2005-11-10 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
WO2006053241A2 (en) * | 2004-11-12 | 2006-05-18 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
US20060275990A1 (en) * | 2005-05-13 | 2006-12-07 | Kazuichiro Itonaga | Semiconductor device and method of producing same |
CN100377454C (en) * | 2003-02-07 | 2008-03-26 | 三洋电机株式会社 | Semiconductor element and its mfg. method |
US20080296614A1 (en) * | 2004-01-08 | 2008-12-04 | Kazuya Uejima | Mis-Type Field-Effect Transistor |
US20090278209A1 (en) * | 2008-05-07 | 2009-11-12 | Taiji Noda | Semiconductor device and method of fabrication |
Families Citing this family (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002041946A2 (en) * | 2000-11-22 | 2002-05-30 | Medtronic, Inc. | Apparatus for detecting and treating ventricular arrhythmia |
SG165321A1 (en) | 2005-08-30 | 2010-10-28 | Advanced Tech Materials | Boron ion implantation using alternative fluorinated boron precursors, and formation of large boron hydrides for implantation |
US20100112795A1 (en) * | 2005-08-30 | 2010-05-06 | Advanced Technology Materials, Inc. | Method of forming ultra-shallow junctions for semiconductor devices |
JP2007158105A (en) * | 2005-12-06 | 2007-06-21 | Matsushita Electric Ind Co Ltd | Integrated circuit and manufacturing method therefor |
US20110021011A1 (en) | 2009-07-23 | 2011-01-27 | Advanced Technology Materials, Inc. | Carbon materials for carbon implantation |
US8138071B2 (en) * | 2009-10-27 | 2012-03-20 | Advanced Technology Materials, Inc. | Isotopically-enriched boron-containing compounds, and methods of making and using same |
US8062965B2 (en) * | 2009-10-27 | 2011-11-22 | Advanced Technology Materials, Inc. | Isotopically-enriched boron-containing compounds, and methods of making and using same |
US8598022B2 (en) | 2009-10-27 | 2013-12-03 | Advanced Technology Materials, Inc. | Isotopically-enriched boron-containing compounds, and methods of making and using same |
US8779383B2 (en) | 2010-02-26 | 2014-07-15 | Advanced Technology Materials, Inc. | Enriched silicon precursor compositions and apparatus and processes for utilizing same |
TWI585042B (en) | 2010-02-26 | 2017-06-01 | 恩特葛瑞斯股份有限公司 | Method and apparatus for enhanced lifetime and performance of ion source in an ion implantation system |
WO2012030679A2 (en) | 2010-08-30 | 2012-03-08 | Advanced Technology Materials, Inc. | Apparatus and method for preparation of compounds or intermediates thereof from a solid material, and using such compounds and intermediates |
CN102468166B (en) * | 2010-10-29 | 2015-01-28 | 中国科学院微电子研究所 | Transistor and manufacturing method thereof |
CN102468165B (en) * | 2010-10-29 | 2014-06-25 | 中国科学院微电子研究所 | Transistor and manufacture method thereof |
TWI583442B (en) | 2011-10-10 | 2017-05-21 | 恩特葛瑞斯股份有限公司 | B2f4 manufacturing process |
WO2013122986A1 (en) | 2012-02-14 | 2013-08-22 | Advanced Technology Materials, Inc. | Carbon dopant gas and co-flow for implant beam and source life performance improvement |
US9084922B2 (en) | 2012-06-24 | 2015-07-21 | Frank Lawrence DiMichele, JR. | Apparatus and method for training a throwing technique |
KR102306410B1 (en) | 2013-08-16 | 2021-09-28 | 엔테그리스, 아이엔씨. | Silicon implantation in substrates and provision of silicon precursor compositions therefor |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62200723A (en) | 1986-02-28 | 1987-09-04 | Nec Corp | Manufacture of semiconductor device |
JP2773957B2 (en) | 1989-09-08 | 1998-07-09 | 富士通株式会社 | Method for manufacturing semiconductor device |
JPH08203842A (en) | 1995-01-30 | 1996-08-09 | Sony Corp | Manufacture of semiconductor device |
KR100223846B1 (en) | 1997-05-28 | 1999-10-15 | 구본준 | Semiconductor device and method of manufacturing the same |
JPH1140801A (en) | 1997-07-15 | 1999-02-12 | Sony Corp | Manufacture of semiconductor device |
US6013546A (en) | 1997-12-19 | 2000-01-11 | Advanced Micro Devices, Inc. | Semiconductor device having a PMOS device with a source/drain region formed using a heavy atom p-type implant and method of manufacture thereof |
US6087209A (en) | 1998-07-31 | 2000-07-11 | Advanced Micro Devices, Inc. | Formation of low resistance, ultra shallow LDD junctions employing a sub-surface, non-amorphous implant |
US6030863A (en) | 1998-09-11 | 2000-02-29 | Taiwan Semiconductor Manufacturing Company | Germanium and arsenic double implanted pre-amorphization process for salicide technology |
JP2000260728A (en) | 1999-03-08 | 2000-09-22 | Nec Corp | Manufacture of semiconductor device |
-
2001
- 2001-10-19 US US09/981,806 patent/US20020058385A1/en not_active Abandoned
-
2003
- 2003-08-19 US US10/642,655 patent/US6852610B2/en not_active Expired - Lifetime
Cited By (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070063275A1 (en) * | 2002-10-10 | 2007-03-22 | Matsushita Electric Industrial Co., Ltd | Semiconductor device and method for fabricating the same |
US20040072394A1 (en) * | 2002-10-10 | 2004-04-15 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US7141477B2 (en) * | 2002-10-10 | 2006-11-28 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
CN100377454C (en) * | 2003-02-07 | 2008-03-26 | 三洋电机株式会社 | Semiconductor element and its mfg. method |
US7579636B2 (en) * | 2004-01-08 | 2009-08-25 | Nec Corporation | MIS-type field-effect transistor |
US20080296614A1 (en) * | 2004-01-08 | 2008-12-04 | Kazuya Uejima | Mis-Type Field-Effect Transistor |
US20050247977A1 (en) * | 2004-05-07 | 2005-11-10 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and method for fabricating the same |
US7429771B2 (en) * | 2004-05-07 | 2008-09-30 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device having halo implanting regions |
US20060275964A1 (en) * | 2004-05-07 | 2006-12-07 | Matsushita Electric Industrial Co., Inc. | Semiconductor device and method for fabricating the same |
WO2006053241A3 (en) * | 2004-11-12 | 2006-08-17 | Texas Instruments Inc | Ultra-shallow arsenic junction formation in silicon germanium |
US7163878B2 (en) * | 2004-11-12 | 2007-01-16 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
US20060105518A1 (en) * | 2004-11-12 | 2006-05-18 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
WO2006053241A2 (en) * | 2004-11-12 | 2006-05-18 | Texas Instruments Incorporated | Ultra-shallow arsenic junction formation in silicon germanium |
US20060275990A1 (en) * | 2005-05-13 | 2006-12-07 | Kazuichiro Itonaga | Semiconductor device and method of producing same |
US7718498B2 (en) * | 2005-05-13 | 2010-05-18 | Sony Corporation | Semiconductor device and method of producing same |
US20090278209A1 (en) * | 2008-05-07 | 2009-11-12 | Taiji Noda | Semiconductor device and method of fabrication |
US8350342B2 (en) | 2008-05-07 | 2013-01-08 | Panasonic Corporation | Semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
US20040033649A1 (en) | 2004-02-19 |
US6852610B2 (en) | 2005-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6852610B2 (en) | Semiconductor device and method for manufacturing the same | |
US6372591B1 (en) | Fabrication method of semiconductor device using ion implantation | |
US8067805B2 (en) | Ultra shallow junction formation by epitaxial interface limited diffusion | |
US5895954A (en) | Field effect transistor with impurity concentration peak under gate electrode | |
EP1253632A2 (en) | Novel transistor with ultra shallow tip and method of fabrication | |
US20070117326A1 (en) | Material architecture for the fabrication of low temperature transistor | |
EP0715769B1 (en) | Self-aligned cmos process | |
US6734109B2 (en) | Method of building a CMOS structure on thin SOI with source/drain electrodes formed by in situ doped selective amorphous silicon | |
EP0852394B1 (en) | Method for making very shallow junctions in silicon devices | |
US6432802B1 (en) | Method for fabricating semiconductor device | |
US5864163A (en) | Fabrication of buried channel devices with shallow junction depth | |
US5453389A (en) | Defect-free bipolar process | |
EP1291905B1 (en) | Method for fabricating semiconductor device | |
US6720632B2 (en) | Semiconductor device having diffusion layer formed using dopant of large mass number | |
US7737012B2 (en) | Manufacturing method of a semiconductor device | |
US20060141728A1 (en) | Formation of junctions and silicides with reduced thermal budget | |
US8999861B1 (en) | Semiconductor structure with substitutional boron and method for fabrication thereof | |
EP0776034A2 (en) | Method of manufacturing a CMOS | |
JP2007525813A (en) | Method for forming a non-amorphous ultra-thin semiconductor device using a sacrificial implant layer | |
US20040115889A1 (en) | Ultra shallow junction formation | |
JP3574613B2 (en) | Method for manufacturing semiconductor device | |
KR100336572B1 (en) | Method for forming semiconductor device with gate electrode using poly silicon-germanium | |
JP3523627B2 (en) | Semiconductor device and manufacturing method thereof | |
KR100327433B1 (en) | Method for fabricating junction of semiconductor device | |
EP1396880A2 (en) | Doping method and semiconductor device fabricated using the method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NODA, TAIJI;REEL/FRAME:012279/0832 Effective date: 20011011 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |