US20020019080A1 - Method and apparatus for reducing BGA warpage caused by encapsulation - Google Patents

Method and apparatus for reducing BGA warpage caused by encapsulation Download PDF

Info

Publication number
US20020019080A1
US20020019080A1 US09954552 US95455201A US2002019080A1 US 20020019080 A1 US20020019080 A1 US 20020019080A1 US 09954552 US09954552 US 09954552 US 95455201 A US95455201 A US 95455201A US 2002019080 A1 US2002019080 A1 US 2002019080A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
substrate
assembly
bga
process
stabilizing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09954552
Other versions
US6444497B2 (en )
Inventor
Richard Wensel
Scott Gooch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/45164Palladium (Pd) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01087Francium [Fr]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0271Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3431Leadless components
    • H05K3/3436Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Abstract

The present invention provides a ball grid array (“BGA”) assembly and process of manufacturing for reducing warpage caused by the encapsulation of the associated semiconductor chip. The assembly and process includes coupling a substrate between a semiconductor chip and a BGA structure; attaching a stabilizing plate to the substrate adjacent the BGA structure; and encapsulating the semiconductor chip.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • This invention relates in general to a ball grid array (“BGA”) assembly, and more particularly to a process and assembly for reducing ball grid array (“BGA”) warpage caused by the encapsulation step of an attached semiconductor chip mounted to a substrate. [0002]
  • 2. Description of the Related Art [0003]
  • In response to current demands from the electronics industry to produce smaller, faster, and more reliable devices, many semiconductor manufactures have looked at exploiting the advantages of ball grid array (“BGA”) technology. There are three major types of BGA assemblies in use today, primarily differentiated by the substrate type: tape ball grid array (“TBGA”), plastic or laminate ball grid array (“PBGA”) and ceramic ball grid array (“CBGA”). Each BGA assembly can reduce the required real estate on a card by replacing conventional 304-leaded Quad Flat Packs (“QFP”) with a BGA assembly, e.g., 255 I/O CBGA package. Along with the size reduction, the package change allows for an increased connection spacing from 0.020″ to 0.050″, which is very significant for the surface mount attach process. [0004]
  • FIG. 1 illustrates a cross-sectional view of a conventional BGA assembly [0005] 9A before a final encapsulation step. FIGS. 2A and 2B illustrate a top plan view and a cross-sectional view of FIG. 1 after the final encapsulation step. More specifically, these figures show a BGA assembly 9A, 9B manufactured by mounting the semiconductor chip 11 on a desired BGA substrate 15, of a type described above. Once mounted, the contact wires 17 are connected between the chip contact terminals 11A and the substrate contact terminals 15A. Next, an array of solder bumps 19 are attached to the bottom surface of the substrate 15 to establish a connection with the contact wires 17 through the substrate 15.
  • FIGS. 2A and 2B show the final step for completing BGA assembly [0006] 9B. In particular, a protective layer 13, of a material such as an epoxy resin, is deposited to encapsulate the chip 11, the contact wires 17, and a portion of the substrate 15. However, when the encapsulation layer 13 cures, it also shrinks to warp the resultant BGA assembly 9B. This warpage during the encapsulation process is due to the different coefficient of thermal expansion (“CTE”) properties between the encapsulating layer 13 and the substrate 15.
  • If a tested BGA assembly shows signs of warpage, during or after the encapsulation process, it may fail and be scrapped because these types of failures can effect the operation of the resultant assembly. Consequently, process control is the key to high-reliability BGA assemblies. [0007]
  • Currently, the most commonly used process control technique to reduce BGA assembly warpage is encapsulant formulation. However, when an encapsulant formulation technique is used other properties such as processability, reliability, and cost may be sacrificed. [0008]
  • To reduce sacrificing the above properties the manufacturing process for a BGA assembly is evaluated by inspecting the area array connections. The BGA's area array connections are on the bottom side of the package, and thus, visibility to the solder joints is only possible through X-ray. This technique only increases the reliability of the manufacturing process after a problem is found. Therefore, it is imperative that the best process for each particular BGA assembly having an encapsulant formulation be identified and verified prior to any attempt at high-volume manufacturing. In turn, once characterized, these processes must be held constant through the proper selection of equipment and operators to ensure repeatability and high throughput yields. Consequently, the process for manufacturing a BGA assembly having an encapsulation formulation to reduce warpage is not only difficult to effectively and efficiently replicate, but also very costly. [0009]
  • In summary, a warped BGA assembly can be a great reliability concern. If the warpage is reduced then the reliability and processability (i.e., trimming or routing, testing, and board mounting) of a BGA assembly is improved. Currently, conventional process steps for reducing BGA warpage are very costly and complicated. Consequently, it would be advantageous to develop a BGA assembly and process of manufacturing that is not only cost effective, but also reliable, easy to implement, and will ultimately reduce encapsulation warpage. [0010]
  • The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above. [0011]
  • SUMMARY OF THE INVENTION
  • In one aspect of the present invention, a ball grid array (“BGA”) assembly provides a substrate coupled between a semiconductor chip and a BGA structure. A stabilizing plate is coupled to the substrate adjacent the BGA structure, and a protective layer is bonded to and over a portion of the substrate adjacent the semiconductor chip. [0012]
  • In another aspect of the instant invention, a method is provided for manufacturing a semiconductor device assembly. The process includes securing a semiconductor chip to a substrate; coupling a BGA structure to the substrate on an opposite surface of the chip; attaching a stabilizing plate to the substrate adjacent the BGA structure; and encapsulating the chip and a portion of the substrate adjacent the chip.[0013]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Other aspects and advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings, in which: [0014]
  • FIG. 1 illustrates a side view of a conventional BGA assembly before the attached semiconductor chip is encapsulated; [0015]
  • FIG. 2A illustrates top plan view of the conventional BGA assembly of FIG. 1 after the attached semiconductor chip is encapsulated; [0016]
  • FIG. 2B illustrates a side view of the conventional BGA assembly of FIG. 2A; [0017]
  • FIG. 3A illustrates a cross-sectional view of a BGA assembly in accordance with one embodiment of the present invention; [0018]
  • FIG. 3B illustrates a bottom plan view of the BGA assembly of FIG. 3A; [0019]
  • FIG. 4A illustrates a cross-sectional view of a BGA assembly in accordance with another embodiment of the present invention; [0020]
  • FIG. 4B illustrates a bottom end view of the BGA assembly of FIG. 4A; and [0021]
  • FIG. 5 illustrates one embodiment of a process performed in accordance with the present invention. [0022]
  • While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.[0023]
  • DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS
  • Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure. [0024]
  • In general, the present invention provides a ball grid array (“BGA”) assembly that reduces warpage caused by the encapsulation process step used to protect an associated semiconductor chip. By reducing warpage, the reliability and processability (i.e., trimming, testing, and board mounting) of the resultant BGA assembly is improved. In turn, process steps for evaluating problems of a conventional BGA assembly during or after processing can be reduced. [0025]
  • Referring now to the drawings, FIGS. 3A and 3B illustrate a BGA assembly [0026] 22 in accordance with one embodiment of the present invention. More specifically, FIG. 3A shows a cross-sectional view of a BGA assembly 22 having a BGA substrate 24 conventionally coupled between a semiconductor chip 26 and a BGA structure 28. The metallic bond wires 30 electrically couple the semiconductor chip 26 to the BGA structure 28 using the substrate 24 and known wire bonding techniques. In the particular embodiment illustrated, the BGA structure 28 provides an array of conductive paste pads 28A coupled between the substrate 24 and the conductive bumps 28B provided by a known method; the metallic bond wires 30 are constructed from a conductive material such as copper, gold, palladium, or aluminum; the conductive bumps and paste pads are constructed from a conductive material such as solder or gold, and the substrate 24 is preferably a BT laminate. However, these aspects are not necessary to the practice of the invention and the invention is not so limited. For example, other tape, plastic (laminate), or ceramic ball grid array substrates such as a FR-4 or a cyanate ester substrate could be used as the BGA substrate 24.
  • Before the protective layer [0027] 32 is applied to encapsulate the semiconductor chip 26, a stabilizing plate 34 is coupled to the bottom surface of the substrate 24. The stabilizing plate 34 provides a greater strength, a greater coefficient of thermal expansion (“CTE”), or both, than does the protective layer 32, the substrate 24, or both. In particular, the strength of the stabilizing plate can be characterized by how rigid the material is relative to the protective layer, substrate. or both. Thus, the stabilizing plate 34 is preferably constructed from a rigid material such as copper, aluminum, ceramic, steel or a polymer filled with SiO2 or Al2O3 or any other material that will change the structural properties of the stabilizing plate. These materials provide a strength and a coefficient of thermal expansion (“CTE”) that is greater than the strength and CTE of the protective layer 32 and the substrate 24. This greater strength and/or greater CTE alleviates warpage or bending caused by the curing process of the protective layer 32. The stabilizing plate 34 consequently comprises a first embodiment of a means for stabilizing the BGA structure 22.
  • The stabilizing plate [0028] 34 may be coupled to the substrate 24 in a variety of ways. In one embodiment, the stabilizing plate 34 is coupled to the substrate 24 using an adhesive material such as a lead-on-chip (“LOC”) tape, an epoxy, or an adhesive spray. However, if desired, other conventional mechanical or process techniques may be used. For example, in another embodiment, a mechanical securing device such as a clamp, a clip, or a snap may be used to attach the stabilizing plate 34 to the substrate 24. The stabilizing plate 34 might also be plated on or embedded into the substrate 24 using conventional process techniques in other embodiments.
  • In the particular embodiment illustrated in FIGS. 3A and 3B, the stabilizing plate [0029] 34 reinforces the periphery of the BGA structure 22 by surrounding the periphery thereof. To this end, the stabilizing plate includes four arms 34A positioned to surround the periphery of the BGA structure 22 and, consequently, the BGA conductive bumps 28B. This shape strengthens and accommodates any desired BGA structure 28. However, this particular embodiment need not necessarily employ four arms 34A in all its variations, and may employ, e.g., three arms 34A.
  • The specific dimensions of each arm [0030] 34A in the illustrated embodiment provide a height H1 of between about 0.5 to 1.5 mm and a width W1 of between about 1 to 5 mm. It will be appreciated by persons of ordinary skill in the relevant arts that the dimensions of the stabilizing plate 34 may vary depending on the size or amount of the protective layer 32 necessary to cover the semiconductor chip 24. For example, in some embodiments, the height and/or width of the stabilizing plate 34 may vary plus or minus ten percent. In turn, to alleviate problems during final processing steps, e.g., when the resultant BGA assembly 22 is coupled to the desired board (not shown), the height of the conductive bumps 28A will typically be greater than height H1 of the stabilizing plate 34.
  • Referring now to FIGS. 4A and 4B, a second embodiment constructed in accordance with the present invention is shown. A BGA assembly [0031] 36 includes a stabilizing plate 44. In this embodiment, as with the previous embodiment of FIGS. 3A and 3B, a conventional structure is formed that is similar to the BGA assembly 9A of FIG. 1. In particular, the substrate 24 is coupled between the semiconductor chip 26 and an array of conductive bumps 38. However, as illustrated in FIGS. 4A and 4B, the stabilizing plate 44 is manufactured to provide a structure that interlaces between-the conductive bumps 38. With this interlacing structure, less material is necessary for each arm 44A to provide the necessary strength for reducing warpage typically caused after the encapsulating layer 32 is applied and shrinks during the curing process. In particular, height H2 will be between about 0.2 and 0.7 mm, and the width W2 will be between about 0.7 and 1.2 mm. However, in some embodiments as described above, the height and/or width of the stabilizing plate 44 may vary plus or minus ten percent. In turn, to alleviate problems during final processing steps, e.g., when the resultant BGA assembly 22 is coupled to the desired board (not shown), the height of the conductive bumps 38 will typically be greater than height H1 of the stabilizing plate 44.
  • As with the BGA structure [0032] 22 of FIGS. 3A and 3B, the stabilizing plate 44 of the BGA assembly 36 provides a strength and CTE that is greater than the strength and CTE of the protective layer 32 and the substrate 24. In turn, as before, the stabilizing plate 44 is preferably made from a material such as copper, aluminum, or a polymer filled with SiO2 or Al2O3. It will be appreciated by persons of ordinary skill in the relevant arts that height H2 and width W2 of the stabilizing plate 44 may change with respect to the CTE properties of the protective layer 32. Additionally, because the array size of the conductive bumps 38 may vary, so may the number of interlacing arms 44A of the stabilizing plate 44.
  • Having described the preferred component layouts for the inventive BGA assemblies [0033] 22 and 36 of FIGS. 3A, 3B, 4A, and 4B, a description of their process of manufacturing will now follow. The process is generally illustrated in FIG. 5 and begins by providing a substrate. A semiconductor chip is then secured to a first surface of the substrate. The process proceeds by next coupling a BGA structure to the substrate on a surface opposite the first surface. A stabilizing plate is coupled to the substrate adjacent the BGA structure. Finally, the chip and a portion of the substrate adjacent the chip are then encapsulated. Note, however, that the ordering of the process steps, other than providing a substrate and encapsulation, is not material to the practice of the invention. For instance, the stabilizing plate may be coupled to the substrate before the chip is coupled to the substrate.
  • In one particular embodiment, the method of FIG. 5 is employed to manufacture the embodiment of FIGS. 3A and 3B. For purposes of clarity, the following reference numbers in the below description will be in accordance with the embodiment of FIGS. 3A and 3B. However, this aspect of the invention as illustrated in FIG. 5 is not limited to the embodiment of FIGS. 3A and 3B. [0034]
  • Initially, the desired semiconductor chip [0035] 26 is coupled to a BGA substrate 24, such as a BT laminate. Next, an array of solder bumps 28B is deposited onto a complementary array of paste pads 28A, and the metallic bonding wires 30 couple the I/O terminals (not shown) of the semiconductor chip 26 to the solder bumps 28, via some contact terminals (not shown) of the BGA substrate 24.
  • A conventional BGA assembly, such as the assembly [0036] 9A of FIG. 1A, is formed. However, instead of applying the protective layer 32, a pre-manufactured stabilizing plate 34 is attached to the substrate 24. In particular, an LOC tape is used to adhesively couple the stabilizing plate 34 to the substrate 24 using a conventional method. Preferably, the shape of the stabilizing plate 34 is manufactured by a well known process such as selective deposition, however, other conventional methods may be used. For example, the stabilizing plate 34 may be constructed from a stamped plate of aluminum having a width W1 and height H1 of 1 mm.
  • After the stabilizing plate [0037] 34 is secured to the substrate 24, a protective layer 32 made from a material such as epoxy is deposited over the semiconductor chip 26 and allowed to cure. The curing process involves the protective layer 32 shrinking around the semiconductor chip 26 and adjacent the substrate 24 to provide an encapsulating and protective structure. However, because the stabilizing plate 34 is secured to the substrate 24 the resultant BGA assembly 22 experiences little if any warpage after the curing process.
  • In summary, when a conventional BGA assembly warps during the encapsulation process, or any other manufacturing step, the resultant assembly becomes expendable. Conventional techniques for detecting a warpage problem before, during, or after the manufacturing process for a BGA assembly are expensive and complicated. Therefore the present invention provides a stabilizing plate [0038] 34, 44 that can be readily attached to any conventional BGA assembly. Once attached, the stabilizing plate 34 increases the reliability and manufacturability of the resultant BGA assembly 22, 36 by using a rigid inexpensive material that can be shaped into various structures to accommodate any encapsulation. Consequently, the present invention provides a reliable, cost efficient, and effective way to reduce warpage in a BGA assembly after encapsulating an associated semiconductor chip. It will also be appreciated by persons of ordinary skill in the relevant arts that the present inventive assembly is compatible with standard BGA assembly processes.
  • The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. For instance, a skilled artisan will appreciate that the stabilizing plates [0039] 34 and 44 of the figures do not have to surround and/or interlace between the solder bumps 28 and 38, but rather can be shaped to include any variation in between. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.

Claims (55)

  1. 1. A semiconductor device assembly, comprising:
    a semiconductor-chip;
    a ball grid array (“BGA”) structure;
    a substrate coupled between the chip and the BGA structure;
    a stabilizing plate coupled to the substrate adjacent the BGA structure; and
    a protective layer bonded to and over the chip and a portion of the substrate adjacent the chip.
  2. 2. The assembly of claim 1, wherein the BGA structure includes an array of conductive bumps, and conductive paste pads between the conductive bumps and the substrate.
  3. 3. The assembly of claim 1, wherein the substrate comprises a material selected from the group including BT laminate, FR-4, and cyanate ester.
  4. 4. The assembly of claim 1, wherein the stabilizing plate provides a strength greater than the strength of the protective layer.
  5. 5. The assembly of claim 4, wherein the stabilizing plate provides a co-efficient of thermal expansion greater than the co-efficient of thermal expansion of the protective layer.
  6. 6. The assembly of claim 1, wherein the stabilizing plate provides a co-efficient of thermal expansion greater than the co-efficient of thermal expansion of the protective layer.
  7. 7. The assembly of claim 1, wherein the stabilizing plate comprises a material selected from the group including copper, aluminum, ceramic, steel, a polymer filled with SiO2, and a polymer filled with Al2O3.
  8. 8. The assembly of claim 1, wherein the stabilizing plate is coupled to the substrate by a technique selected from the group including a mechanical securing device, an adhesive material, plating, and embedding.
  9. 9. The assembly of claim 8, wherein the mechanical securing device is selected from the group comprising a clamp, a clip, and a snap.
  10. 10. The assembly of claim 8, wherein the adhesive material is selected from the group comprising an epoxy, a lead-on-chip (LOC) tape, and an adhesive spray.
  11. 11. The assembly of claim 1, wherein the stabilizing plate reinforces the periphery of the BGA structure.
  12. 12. The assembly of claim 11, wherein the stabilizing plate surrounds the periphery of the BGA structure.
  13. 13. The assembly of claim 1, wherein the BGA structure includes a plurality of conductive bumps, and the stabilizing plate interlaces between the BGA conductive bumps.
  14. 14. The assembly of claim 1, further including bond wires attached between the chip and the substrate.
  15. 15. The assembly of claim 1, wherein the BGA structure includes a plurality of conductive bumps, and the height of the conductive bumps is greater than the height of the stabilizing plate.
  16. 16. The assembly of claim 15, wherein the height of the stabilizing plate is between about 1 and 5 mm.
  17. 17. A process of fabricating a semiconductor device assembly, comprising:
    providing a substrate including first and second surfaces;
    securing a semiconductor chip to the first surface of the substrate;
    coupling a ball grid array (“BGA”) structure to the substrate on the second surface;
    attaching a stabilizing plate to the substrate adjacent the BGA structure; and
    encapsulating the chip and a portion of the substrate adjacent the chip.
  18. 18. The process of claim 17, wherein coupling the BGA structure includes coupling an array of conductive bumps, and conductive paste pads between the conductive bumps and the substrate.
  19. 19. The process of claim 17, wherein providing the substrate includes providing a substrate comprised of a material selected from the group including tape, plastic, laminate, and ceramic.
  20. 20. The process of claim 19, wherein the substrate is selected from the group including BT laminate, FR-4, and cyanate ester.
  21. 21. The process of claim 17, wherein attaching the stabilizing plate comprises attaching a stabilizing plate providing a strength greater than the strength of the protective layer.
  22. 22. The process of claim 21, wherein attaching the stabilizing plate comprises attaching a stabilizing plate providing a co-efficient of thermal expansion greater than the co-efficient of thermal expansion of the protective layer.
  23. 23. The process of claim 17, wherein attaching the stabilizing plate comprises attaching a stabilizing plate providing a co-efficient of thermal expansion greater than the co-efficient of thermal expansion of the protective layer.
  24. 24. The process of claim 17, wherein attaching the stabilizing plate includes attaching a stabilizing plate comprised of a material selected from the group including copper, aluminum, ceramic, steel, a polymer filled with SiO2, and a polymer filled with Al2 0 3.
  25. 25. The process of claim 17, wherein attaching the stabilizing plate includes coupling a stabilizing plate to the substrate by a technique selected from the group comprising clamping, adhering, plating, and embedding.
  26. 26. The process of claim 17, wherein attaching the stabilizing plate includes reinforcing the periphery of the BGA structure.
  27. 27. The process of claim 17, wherein the BGA structure includes a plurality of solder bumps and attaching the stabilizing plate includes interlacing the stabilizing plate between the BGA solder bumps.
  28. 28. The process of claim 17, further including attaching bond wires between the chip and the substrate.
  29. 29. A semiconductor device assembly, comprising:
    a semiconductor chip;
    a ball grid array (“BGA”) structure:
    a substrate coupled between the chip and the BGA structure;
    means for stabilizing the BGA structure coupled to the substrate adjacent the BGA structure; and
    a protective layer bonded to and over the chip and a portion of the substrate adjacent the chip.
  30. 30. The assembly of claim 29, wherein the BGA structure includes an array of solder bumps, and solder paste pads between the solder bumps and the substrate.
  31. 31. The assembly of claim 29, wherein the substrate is a material selected from the group including tape, plastic, laminate, and ceramic.
  32. 32. The assembly of claim 31, wherein the substrate is selected from the group including BT laminate, FR-4, and cyanate ester.
  33. 33. The assembly of claim 29, wherein the means for stabilizing provides a strength greater than the strength of the protective layer.
  34. 34. The assembly of claim 33, wherein the means for stabilizing provides a co-efficient of thermal expansion greater than the co-efficient of thermal expansion of the protective layer.
  35. 35. The assembly of claim 29, wherein the means for stabilizing provides a co-efficient of thermal expansion greater than the co-efficient of thermal expansion of the protective layer.
  36. 36. The assembly of claim 29, wherein the means for stabilizing comprises a material selected from the group including copper, aluminum, ceramic, steel, a polymer filled with SiO2, and a polymer filled with Al2O3.
  37. 37. The assembly of claim 29, wherein the means for stabilizing is coupled to the substrate by a technique selected from the group including a mechanical securing device, an adhesive material, plating, and embedding.
  38. 38. The assembly of claim 37, wherein the mechanical securing device is selected from the group comprising a clamp, a clip, and a snap.
  39. 39. The assembly of claim 37, wherein the adhesive material is selected from the group comprising an epoxy, a lead-on-chip (LOC) tape, and an adhesive spray.
  40. 40. The assembly of claim 29, wherein the means for stabilizing reinforces the periphery of the BGA structure.
  41. 41. The assembly of claim 29, wherein the BGA structure includes a plurality of solder bumps and the means for stabilizing interlaces between the BGA solder bumps.
  42. 42. The assembly of claim 29, further including bond wires attached between the chip and the substrate.
  43. 43. The assembly of claim 29, wherein the BGA structure includes a plurality of solder bumps and the height of the solder bumps is greater than the height of the means for stabilizing.
  44. 44. The assembly of claim 43, wherein the height of the means for stabilizing is between about 1 and 5 mm.
  45. 45. A process of fabricating a semiconductor device assembly, comprising:
    providing a substrate;
    attaching a ball grid array (“BGA”) structure to a first surface of the substrate;
    mounting a semiconductor chip to a second surface of the substrate;
    reinforcing the periphery of the BGA structure; and
    applying a protective layer to and over the chip and a portion of the substrate adjacent the chip.
  46. 46. The process of claim 45, wherein attaching the BGA structure includes:
    attaching an array of conductive paste pads to the substrate; and
    coupling a complementary array of conductive bumps to said conductive paste pads.
  47. 47. The process of claim 45, wherein providing the substrate includes providing a substrate comprised of a material selected from the group including tape, plastic, laminate, and ceramic.
  48. 48. The process of claim 47, wherein the substrate is selected from the group including BT laminate, FR-4, and cyanate ester.
  49. 49. The process of claim 45, wherein reinforcing the periphery of the BGA structure comprises coupling a rigid plate providing a strength greater than the strength of the substrate.
  50. 50. The process of claim 49, wherein reinforcing the periphery of the BGA structure comprises coupling a rigid plate having a co-efficient of thermal expansion greater than the coefficient of thermal expansion of the protective layer.
  51. 51. The process of claim 45, wherein reinforcing the periphery of the BGA structure comprises attaching a rigid plate having a co-efficient of thermal expansion greater than the coefficient of thermal expansion of the protective layer.
  52. 52. The process of claim 45, wherein reinforcing the periphery of the BGA structure includes coupling a rigid plate comprised of a material selected from the group including copper, aluminum, ceramic, steel, a polymer filled with SiO2, and a polymer filled with Al2O3.
  53. 53. The process of claim 45, wherein reinforcing the periphery of the BGA structure includes coupling a rigid plate to the substrate by a technique selected from the group comprising clamping, adhering, plating, and embedding.
  54. 54. The process of claim 45, wherein attaching the BGA structure includes attaching a BGA structure comprising a plurality of solder bumps.
  55. 55. The process of claim 54, wherein reinforcing the periphery of the BGA structure includes interlacing a rigid plate structure between at least some of the BGA solder bumps.
US09954552 1999-02-16 2001-09-17 Method and apparatus for reducing BGA warpage caused by encapsulation Active US6444497B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US09251252 US6291899B1 (en) 1999-02-16 1999-02-16 Method and apparatus for reducing BGA warpage caused by encapsulation
US09954552 US6444497B2 (en) 1999-02-16 2001-09-17 Method and apparatus for reducing BGA warpage caused by encapsulation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09954552 US6444497B2 (en) 1999-02-16 2001-09-17 Method and apparatus for reducing BGA warpage caused by encapsulation

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09251252 Division US6291899B1 (en) 1999-02-16 1999-02-16 Method and apparatus for reducing BGA warpage caused by encapsulation

Publications (2)

Publication Number Publication Date
US20020019080A1 true true US20020019080A1 (en) 2002-02-14
US6444497B2 US6444497B2 (en) 2002-09-03

Family

ID=22951132

Family Applications (3)

Application Number Title Priority Date Filing Date
US09251252 Active US6291899B1 (en) 1999-02-16 1999-02-16 Method and apparatus for reducing BGA warpage caused by encapsulation
US09334045 Expired - Fee Related US6387731B1 (en) 1999-02-16 1999-06-15 Method and apparatus for reducing BGA warpage caused by encapsulation
US09954552 Active US6444497B2 (en) 1999-02-16 2001-09-17 Method and apparatus for reducing BGA warpage caused by encapsulation

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09251252 Active US6291899B1 (en) 1999-02-16 1999-02-16 Method and apparatus for reducing BGA warpage caused by encapsulation
US09334045 Expired - Fee Related US6387731B1 (en) 1999-02-16 1999-06-15 Method and apparatus for reducing BGA warpage caused by encapsulation

Country Status (1)

Country Link
US (3) US6291899B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040146296A1 (en) * 2002-06-06 2004-07-29 Irwin Gerszberg Integrated electrical/optical hybrid communication system with revertive hitless switch
US20040262368A1 (en) * 2003-06-26 2004-12-30 Haw Tan Tzyy Ball grid array solder joint reliability
DE102004056534A1 (en) * 2004-11-23 2006-06-01 Infineon Technologies Ag of the same semiconductor component having a semiconductor chip and to external contacts as well as methods for the preparation of

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6291899B1 (en) * 1999-02-16 2001-09-18 Micron Technology, Inc. Method and apparatus for reducing BGA warpage caused by encapsulation
JP3973340B2 (en) * 1999-10-05 2007-09-12 Necエレクトロニクス株式会社 Semiconductor device, the wiring board, and a method for their preparation
JP2001338955A (en) * 2000-05-29 2001-12-07 Texas Instr Japan Ltd Semiconductor device and its manufacturing method
US6903278B2 (en) * 2001-06-29 2005-06-07 Intel Corporation Arrangements to provide mechanical stiffening elements to a thin-core or coreless substrate
US6696748B1 (en) 2002-08-23 2004-02-24 Micron Technology, Inc. Stress balanced semiconductor packages, method of fabrication and modified mold segment
US20040104463A1 (en) * 2002-09-27 2004-06-03 Gorrell Robin E. Crack resistant interconnect module
JP2004134648A (en) * 2002-10-11 2004-04-30 Seiko Epson Corp Circuit board, mounting structure of ball grid array, electro-optical device, and electronic apparatus
US7265994B2 (en) * 2003-01-31 2007-09-04 Freescale Semiconductor, Inc. Underfill film for printed wiring assemblies
US7408246B2 (en) * 2005-03-31 2008-08-05 Agere Systems, Inc. Controlling warping in integrated circuit devices
JP4386453B2 (en) * 2006-05-31 2009-12-16 信越化学工業株式会社 Resin sealed semiconductor device
JP2008218552A (en) * 2007-03-01 2008-09-18 Nec Corp Mounting substrate and mounting method for electronic part
US8313984B2 (en) 2008-03-19 2012-11-20 Ati Technologies Ulc Die substrate with reinforcement structure
US7989950B2 (en) 2008-08-14 2011-08-02 Stats Chippac Ltd. Integrated circuit packaging system having a cavity
US8823160B2 (en) * 2008-08-22 2014-09-02 Stats Chippac Ltd. Integrated circuit package system having cavity
CN103681557B (en) 2012-09-11 2017-12-22 恩智浦美国有限公司 Semiconductor device and method of assembling the
US9355966B2 (en) * 2013-07-08 2016-05-31 Avago Technologies General Ip (Singapore) Pte. Ltd. Substrate warpage control using external frame stiffener
CN107025481A (en) * 2016-02-02 2017-08-08 上海伯乐电子有限公司 Flexible printed circuit board and smart card module and smart card using same

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5477082A (en) * 1994-01-11 1995-12-19 Exponential Technology, Inc. Bi-planar multi-chip module
JPH08115989A (en) 1994-08-24 1996-05-07 Fujitsu Ltd Semiconductor device and its manufacture
US5432114A (en) 1994-10-24 1995-07-11 Analog Devices, Inc. Process for integration of gate dielectric layers having different parameters in an IGFET integrated circuit
FR2742293B1 (en) * 1995-12-07 2000-03-24 Sagem Assembly of electronic cards, and method of fabricating such an assembly
JPH09260436A (en) * 1996-03-27 1997-10-03 Mitsubishi Electric Corp Semiconductor device
JPH1098072A (en) * 1996-09-20 1998-04-14 Hitachi Ltd Semiconductor device and manufacturing method thereof
JPH10163386A (en) * 1996-12-03 1998-06-19 Toshiba Corp Semiconductor device, semiconductor package and mounting circuit device
US6020221A (en) * 1996-12-12 2000-02-01 Lsi Logic Corporation Process for manufacturing a semiconductor device having a stiffener member
JP2924840B2 (en) * 1997-02-13 1999-07-26 日本電気株式会社 Tape-BGA type of semiconductor device
US5900675A (en) * 1997-04-21 1999-05-04 International Business Machines Corporation Organic controlled collapse chip connector (C4) ball grid array (BGA) chip carrier with dual thermal expansion rates
US5926708A (en) 1997-05-20 1999-07-20 International Business Machines Corp. Method for providing multiple gate oxide thicknesses on the same wafer
US5953599A (en) 1997-06-12 1999-09-14 National Semiconductor Corporation Method for forming low-voltage CMOS transistors with a thin layer of gate oxide and high-voltage CMOS transistors with a thick layer of gate oxide
US5990418A (en) * 1997-07-29 1999-11-23 International Business Machines Corporation Hermetic CBGA/CCGA structure with thermal paste cooling
US6291899B1 (en) * 1999-02-16 2001-09-18 Micron Technology, Inc. Method and apparatus for reducing BGA warpage caused by encapsulation

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040146296A1 (en) * 2002-06-06 2004-07-29 Irwin Gerszberg Integrated electrical/optical hybrid communication system with revertive hitless switch
US20040262368A1 (en) * 2003-06-26 2004-12-30 Haw Tan Tzyy Ball grid array solder joint reliability
US20050269699A1 (en) * 2003-06-26 2005-12-08 Haw Tan T Ball grid array solder joint reliability
DE102004056534A1 (en) * 2004-11-23 2006-06-01 Infineon Technologies Ag of the same semiconductor component having a semiconductor chip and to external contacts as well as methods for the preparation of

Also Published As

Publication number Publication date Type
US6387731B1 (en) 2002-05-14 grant
US6444497B2 (en) 2002-09-03 grant
US6291899B1 (en) 2001-09-18 grant

Similar Documents

Publication Publication Date Title
US6414381B1 (en) Interposer for separating stacked semiconductor chips mounted on a multi-layer printed circuit board
US6080932A (en) Semiconductor package assemblies with moisture vents
US6757181B1 (en) Molded shield structures and method for their fabrication
US5729051A (en) Tape automated bonding type semiconductor device
US5569960A (en) Electronic component, electronic component assembly and electronic component unit
US6512302B2 (en) Apparatus and methods of packaging and testing die
US5805427A (en) Ball grid array electronic package standoff design
US6825108B2 (en) Ball grid array package fabrication with IC die support structures
US5734201A (en) Low profile semiconductor device with like-sized chip and mounting substrate
US6582991B1 (en) Semiconductor device and method for fabricating the same
US6229205B1 (en) Semiconductor device package having twice-bent tie bar and small die pad
US5838061A (en) Semiconductor package including a semiconductor chip adhesively bonded thereto
US6689640B1 (en) Chip scale pin array
US5258330A (en) Semiconductor chip assemblies with fan-in leads
US5923954A (en) Ball grid array package and fabrication method therefor
US6020219A (en) Method of packaging fragile devices with a gel medium confined by a rim member
US6124637A (en) Carrier strip and molded flex circuit ball grid array and method of making
US6541872B1 (en) Multi-layered adhesive for attaching a semiconductor die to a substrate
US5581122A (en) Packaging assembly with consolidated common voltage connections for integrated circuits
US5930599A (en) Semiconductor device and method of manufacturing the same
US5736789A (en) Ball grid array casing for integrated circuits
US6198165B1 (en) Semiconductor device
US6022761A (en) Method for coupling substrates and structure
US6459163B1 (en) Semiconductor device and method for fabricating the same
US6884652B2 (en) Semiconductor package free of substrate and fabrication method thereof

Legal Events

Date Code Title Description
FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WENSEL, RICHARD;GOOCH, SCOTT;REEL/FRAME:018767/0878

Effective date: 19990128

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426

AS Assignment

Owner name: MICRON TECHNOLOGY, INC., IDAHO

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001

Effective date: 20180629