US20020003248A1 - Semiconductor device and method for fabricating the same - Google Patents

Semiconductor device and method for fabricating the same Download PDF

Info

Publication number
US20020003248A1
US20020003248A1 US08928770 US92877097D US2002003248A1 US 20020003248 A1 US20020003248 A1 US 20020003248A1 US 08928770 US08928770 US 08928770 US 92877097 D US92877097 D US 92877097D US 2002003248 A1 US2002003248 A1 US 2002003248A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
insulation film
forming
hole
step
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US08928770
Other versions
US6335552B1 (en )
Inventor
Taiji Ema
Tohru Anezaki
Junichi Mitani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Socionext Inc
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • H01L27/10844Multistep manufacturing methods
    • H01L27/10847Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells
    • H01L27/1085Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the capacitor or connections thereto
    • H01L27/10852Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the capacitor or connections thereto the capacitor extending over the access transistor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • H01L27/10844Multistep manufacturing methods
    • H01L27/10847Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells
    • H01L27/10873Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the transistor

Abstract

The semiconductor device comprises a MOSFET including a pair of impurity diffused regions formed on both sides of a gate formed on a semiconductor substrate; an insulation film covering a top of the MOSFET and having a through-hole opened on one of the impurity diffused regions formed in; and a capacitor formed at at least a part of an inside of the through-hole, the through-hole having a larger diameter inside than at a surface thereof or having a larger diameter at an intermediate part between the surface thereof and a bottom thereof than the surface and the bottom thereof.

Description

    CROSS REFERENCE TO RELATED APPLICATION
  • This application is a continuation-in-part of Ser. No. 08/592,481, filed on Jan. 26, 1996.[0001]
  • BACKGROUND OF THE INVENTION
  • The present invention relates to a semiconductor device and a method for fabricating the same, more specifically to a high-integration DRAM and a method for fabricating the same. [0002]
  • The present invention can realize a large capacitor and a micronized memory while securing an alignment allowance in a lithography step and electric isolation. [0003]
  • With reference to FIGS. 3A and 3B, a conventional semiconductor device and a method for fabricating the same will be explained. [0004]
  • A field oxide film [0005] 2 for defining a device region is formed on a semiconductor substrate 1. A gate 4 of memory cell transistor is formed through a gate oxide film 3 in the device region defined by the field oxide film 2. A part of the gate 4 is extended on the field oxide film 2. An insulation film 5 is formed on the side walls and the upper surface of the gate 4. A silicon nitride (Si3N4) film 6 which function as an etching stopper and an inter-layer insulation film 12 are formed on the semiconductor substrate 1 having memory cell transistor. A through-hole is formed through these films down to the semiconductor substrate 1. A storage electrode 9 of a capacitor connected to the semiconductor substrate 1 is formed on the inside wall and the bottom of the through-hole. An opposed electrode 11 of the capacitor is formed through a dielectric film 10 on the surface of the storage electrode 9.
  • In the exemplified conventional semiconductor device, the side wall of the through-hole for the capacitor contact is vertical or tapered. In such capacitor, in a case that the through-hole has a large diameter for a larger capacitance, the opening is subjected to restrictions for an alignment allowance for a bit line contact and for electric isolation. [0006]
  • In a case that a hole diameter and a disalignment are large, as shown in FIG. 3A, the field oxide film [0007] 2 is adversely dug even though the contact is formed in self-alignment with the gate 4 to resultantly form a projection in the capacitors with a resultant problem that an electric field tends to be concentrated to cause dielectric breakdown of the dielectric film 10. Increase of a hole diameter is restricted.
  • In a case that, as shown in FIG. 3B, the contact is formed only by an optical alignment, a hole diameter must be smaller because the storage electrode of the capacitor tends to short-circuit with the gate electrode. [0008]
  • Accordingly, in a case that the capacitor has such configuration, it is restricted to simply increase a hole diameter for a larger capacitance. As means for effectively omitting such restriction to the opening, the bit line contact is formed before, and then the capacitor is formed. A problem with this means is fabrication step increase. [0009]
  • SUMMARY OF THE INVENTION
  • An object of the present invention is to provide a larger capacitance while the requirements of alignment allowance for the alignment of an opening for a capacitor contact and a bit line contact, and of electric isolation from an adjacent conducting films. [0010]
  • The above-described object is achieved by a semiconductor device comprising: a MOSFET including a pair of impurity diffused regions formed on both sides of a gate formed on a semiconductor substrate: an insulation film covering a top of the MOSFET, a through-hole opened on one of the impurity diffused regions being formed in the insulation film; and a capacitor formed at at least a part of an inside of the through-hole, the through-hole having a larger diameter inside than at a surface thereof. [0011]
  • The above-described object is also achieved by a semiconductor device comprising: a MOSFET including a pair of impurity diffused regions formed on both sides of a gate formed on a semiconductor substrate: an insulation film covering a top of the MOSFET, a through-hole opened on one of the impurity diffused regions being formed in the insulation film; and a capacitor formed at at least a part of an inside of the through-hole, the through-hole having a larger diameter at an intermediate part thereof between a surface thereof and a bottom thereof than at the surface and the bottom thereof. [0012]
  • The above-described object is also achieved by a method for fabricating a semiconductor device comprising: a MOSFET forming step of forming on a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate; an insulation film forming step of forming an insulation film for covering the MOSFET; a through-hole forming step of forming in the insulation film a through-hole having a larger diameter inside than at a surface thereof, the through-hole being opened on one of the impurity diffused regions; and a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole. [0013]
  • The above-described object is also achieved by a method for fabricating a semiconductor device comprising: a MOSFET forming step of forming on a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate; an insulation film forming step of forming an insulation film for covering the MOSFET; a through-hole forming step of forming in the insulation film a through-hole having a larger diameter at an intermediate part between a surface thereof and a bottom thereof than the surface and the bottom thereof, the through-hole being opened on one of the impurity diffused regions; and a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole. [0014]
  • The above-described object is also achieved by a method for fabricating a semiconductor device comprising: a MOSFET forming step of forming on a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate; an insulation film forming step of forming a plurality of insulation films being laminated for covering the MOSFET; a through-hole forming step of forming in the insulation films a through-hole having a larger diameter inside than at a surface thereof, the through-hole being opened on one of the impurity diffused regions; and a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole. [0015]
  • In the above-described method for fabricating the semiconductor device, it is preferable that the insulation film forming step includes a step of forming a first insulation film, and a step of forming on the first insulation film a second insulation film having etching characteristics different from those of the first insulation film; and the through-hole forming step includes a step of forming in the first insulation film and the second insulation film the through-hole having substantially the same opening diameter, and a step of retreating the first insulation film inside the through-hole by the use of an etchant having a higher etching rate with respect to the first insulation film than with respect to the second insulation film. [0016]
  • The above-described object is also achieved by a method for fabricating a semiconductor device comprising: a MOSFET forming step of forming on a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate; an insulation film forming step of forming a plurality of insulation films being laminated for covering the MOSFET; a through-hole forming step of forming in the insulation films a through-hole having a larger diameter at an intermediate part between a surface thereof and a bottom thereof than the surface and the bottom thereof, the through-hole being opened on one of the impurity diffused regions; and a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole. [0017]
  • In the above-described method for fabricating the semiconductor device, it is preferable that the insulation film forming step includes a step of forming a first insulation film, a step of forming on the first insulation film a second insulation film having etching characteristics different from those of the first insulation film, and a step of forming on the second insulation film a third insulation film having etching characteristics different from those of the second insulation film; and the through-hole forming step includes a step of forming in the first insulation film, the second insulation film and the third insulation film the through-hole having substantially the same opening diameter, and a step of retreating the second insulation film inside the through-holes by the use of an etchant having a higher etching rate with respect to the second insulation film than with respect to the first and the third insulation film. [0018]
  • In the above-described method for fabricating the semiconductor device, it is preferable that the insulation film forming step includes a step of forming a first insulation film, a step of forming on the first insulation film a second insulation film having etching characteristics different from those of the first insulation film, and a step of forming on the second insulation film a third insulation film having etching characteristics different from those of the second insulation film; and the through-hole forming step includes a step of etching the second and the third insulation films by the use of an etchant which has a higher etching rate with respect to the second insulation film than with respect to the third insulation film and substantially anisotropically contains an isotropic component, and a step of isotropically etching the first insulation film by the use of an etchant having a higher etching rate with respect to the first insulation film than with respect to the second insulation film. [0019]
  • In the above-described method for fabricating the semiconductor device, it is preferable that the etchant for etching the first insulation film has a higher etching rate with respect to the second insulation film than with respect to the third insulation film. [0020]
  • In the above-described method for fabricating the semiconductor device, it is preferable that the first insulation film is a silicon nitride film; the second insulation film is a silicon oxide film containing boron and/or phosphorus: the third insulation film is a non-doped silicon oxide film.[0021]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIGS. [0022] 1A and lB are diagrammatic sectional views of the semiconductor device, which explain the principle of the present invention.
  • FIGS. [0023] 2A-2E are sectional views of the semiconductor device according to a first embodiment of the present invention in the steps of the method for fabricating the same, which explain the same and the method for fabricating the same.
  • FIGS. 3A and 3B are sectional views of the conventional semiconductor device, which explain the problems of the conventional semiconductor device.[0024]
  • DETAILED DESCRIPTION OF THE INVENTION
  • The principle of the present invention will be explained with reference to FIGS. [0025] 1A and lB.
  • A field oxide film [0026] 2 for defining a device region is formed on a semiconductor substrate 1. A gate 4 of a memory cell transistor is formed on a gate oxide film 3 in the device region defined by the field oxide film 2. A part of the gate 4 is extended on the field oxide film 2. An insulation film 5 is formed on the side wall and the upper surface of the gate 4. On the semiconductor substrate 1 with the memory cell transistor including the gate covered with the insulation file 5 are formed a silicon nitride (Si3N4) film 6 which is to function as an etching stopper, an inter-layer insulation film 7 of boro-phospho-silicate glass (BPSG) film, and inter-layer insulation film 8 of silicon dioxide (SiO2) film are formed. A through-hole is formed through the silicon nitride film 6 and the inter-layer insulation films 7, 8. The through-hole has a larger diameter in the inter-layer insulation film 7 than in the silicon nitride film 6 and the inter-layer insulation film 8. A storage electrode 9 of a capacitor connected to the semiconductor substrate 1 is formed on the inside wall and the bottom of the through-hole. An opposed electrode 11 of the capacitor is formed on the surface of the storage electrode 9 through a dielectric film 10.
  • As described above, the present invention is characterized in that, as shown in FIG. 1A, the through-hole for the capacitor contact has a larger diameter at an intermediate part thereof between the opening (the surface) and the contact (the bottom) than at the opening and the contact thereof. [0027]
  • An inside diameter of the through-hole can be increased up to a size which permits electric isolation from the adjacent conducting film without considering an alignment allowance. [0028]
  • The through-hole is formed by forming the inter-layer insulation film of two or more insulation layers having etching rates different from each others anisotropically etching the inter-layer insulation film, and isotropically etching the inter-layer insulation film by the use of an etching rate difference between insulation layers. [0029]
  • A configuration of the through-hole can be decided arbitrarily depending on a structure of the inter-layer insulation film, and can be as shown in FIG. 1B. [0030]
  • As described above, the capacitor can have an increased capacitance while the requirements of an alignment allowance for alignment of the opening and the contact of the capacitor contact, and electric isolation from the adjacent conducting film are met. [0031]
  • [A First Embodiment][0032]
  • FIGS. [0033] 2A-2E are explanatory views of a first embodiment of the present invention.
  • As shown in FIG. 2A, a 200 nm-thick field oxide film [0034] 2 is formed on a p-type silicon (p-Si) substrate 1 by local oxidation method, and an about 7 nm-thick gate oxide film 3 is formed by thermal oxidation in an active region surrounded by the field oxide film 2.
  • Then, a 150 nm-thick polycrystalline silicon film [0035] 4 containing phosphorus is grown by chemical vapor deposition (CVD) method, and a 100 nm-thick SiO2 film 5A is grown on the polycrystalline silicon film 4. Then, the polycrystalline silicon film 4 and the SiO2 film 5A are patterned by lithography step and anisotropic etching to form a gate 4 of a MOSFET.
  • Then, with the gate [0036] 4 and the field oxide film 2 as a mask, a 1E14 cm−2 dose of phosphorus ions (P+) is implanted at a 20 keV energy to form a source/drain diffused layer 1A of the MOSFET.
  • As shown in FIG. 2B, a 100 nm-thick SiO[0037] 2 film is grown and is subjected to anisotropic etching to form a sidewall spacer 5.
  • As shown in FIG. 2C, a 100 nm-thick Si[0038] 3N4 film 6 and a 2 μm-thick BPSG film 7 are grown by CVD method.
  • Then, the BPSG film [0039] 7 is reflowed by a thermal treatment for about 15 minutes in a 850° C. nitrogen atmosphere to planarize the surface of the substrate.
  • It is possible that a SiO[0040] 2 film may be provided below the Si3N4 film 6.
  • Then, a 200 nm-thick SiO[0041] 2 film 8 is grown by CVD method. The SiO2 film 9 may function as a hard mask for forming a through-hole. A conducting film, e g. a polycrystalline silicon film, may be also applicable for the hard mask, but in this case it should be noted that a capacitor and a bit line do not short-circuit with each other.
  • Then, a resist pattern for forming the through-hole is formed by photolithography step. [0042]
  • Then, the SiO[0043] 2 film 8 and the BPSG film 7 are etched with an etching gas (e.g., C4F8+Ar+CO+O2) having an etching selectivity with respect to the Si3N4 film 6. Then, the Si3N4 film 6, which has functioned as the etching stopper is anisotropically etched to form the through-hole 13.
  • Then, the BPSG film [0044] 7 is selectively etched to be retreated by the use of a etching rate difference by isotopic etching, such as hydrofluoric acid treatment or others to form a larger-diameter portion in the through-hole. The larger-diameter portion may have a size which permits electric isolation from the adjacent conducting film.
  • The through-hole for exposing the source/drain diffused region [0045] 1A is extended on the gate 4. Unless the Si3N4 film 6 is etched under good control, a storage electrode to be formed in the through-hole and the gate 4 short-circuit with each other. This must be kept in mind.
  • In a case that a contact diameter is large, or a disalignment in the photolithography is large, the through-hole is adversely extended even on the field oxide film. In etching the Si[0046] 3N4 film 6, a projection of the capacitor in the field oxide film 2 as shown in FIG. 3A is formed, and dielectric breakdown of the dielectric film of the capacitor tends to occur due to electric field concentration. The projection must be avoided. A size of the contact is thus limited, and a contact diameter is generally determined by both an alignment allowance and the electric isolation.
  • AS shown in FIG. 2D, a 100 nm-thick polycrystalline silicon film containing phosphorus is grown by CVD method. The polycrystalline silicon film except that inside the through-holes [0047] 13 is removed by mechanical chemical polishing to form the storage electrodes 9 of the capacitors in respective through-holes 13. Reference numeral 14 is a lead portion for a bit line.
  • A 5 nm-thick Si[0048] 3N4 film 10 is grown on the surface of the storage electrode 9 by CVD method. Then, the Si3N4 film 10 is oxidized to form the dielectric film 10 of a silicon oxynitride film. Then, a 100 nm-thick polycrystalline silicon film containing phosphorus is grown to form the opposed electrode 11 of the capacitor.
  • Then, the polycrystalline silicon film is etched by lithography step to form an opening [0049] 15 of the Si3N4 film of the lead portion of a bit line.
  • As shown in FIG. 2E, a 350 nm-thick BPSG film [0050] 16 is grown on the entire surface of the substrate by CVD method. Then, the BPSG film 16 is reflowed under the above-described conditions to planarize the surface of the substrate.
  • It is possible that an SiO[0051] 2 film is grown in place of the BPSG film and is planarized by mechanical chemical polishing.
  • Then, the BPSG film [0052] 16 is etched by lithography step to form an opening 17 in the BPSG film 16 in the lead portion for a bit line.
  • Although a portion of a larger-hole diameter is present inside the capacitor, the opening of the through-hole has the same diameter as the conventional opening, and an alignment allowance of the bit line contact is as conventional. [0053]
  • Then, Ti film, TiN film and W film are grown by CVD method in the stated order and patterned by lithography step to form a bit line [0054] 18.
  • Thus, hole diameters of the opening and the contact are defined in accordance with the requirements of an alignment allowance and electric isolation, but a through-hole whose inside diameter is determined by the requirement of electric isolation alone is formed, whereby the capacitor can easily have an increased capacitance with the conventional alignment allowance. [0055]
  • [A Second Embodiment][0056]
  • The second embodiment is different from the first embodiment in the formation of the through-hole of the first embodiment shown in FIG. 2C. [0057]
  • As shown in FIG. 2C, a resist pattern for forming a through-hole is formed. Then, an SiO[0058] 2 film 8 and a BPSG film 7 are etched with an etching gas having a etching selectivity with respect to an Si3N4 film 6. Here the etching gas which has an etching rate having a relationship of
  • BPSG>SiO2>Si3N4,
  • and is anisotropic and has a trace of an isotopic component, e.g., C[0059] 4F8+Ar+CO+O2, is used, whereby the BPSC film 7 is a little transversely extended. An extension depends on a film thickness of the BPSG film 7.
  • Then, the Si[0060] 3N4 film 6 is isotopically etched to form a through-hole 13 for exposing a source/drain diffused region 1A of a MOSFET.
  • In a case that the Si[0061] 3N4 film 6 is isotopically etched, an etching gas having an etching rate having a relationship of
  • Si3N4>BPSG>SiO2,
  • e.g., SF[0062] 6+HBr, is used, and in a case that in etching the SiO2 film 8 and the BPSG film 7, the BPSG fiLm 7 is transversely much extended, the through-hole 13 has a configuration having a larger diameter inside as shown in FIG. 1A.
  • In a case that a transverse extension is small, the through-hole [0063] 13 has a reversely tapered configuration as shown in FIG. 1B. In this case, because the etching step of increasing an inside diameter also etches the Si3N4 film 6, no addition is made to a step number.
  • [A Third Embodiment][0064]
  • In the first and the second embodiments, the capacitor and the lead portion for a bit line are concurrently formed, but the lead portion for a bit line may be opened after the capacitor is formed. [0065]
  • The contact of the capacitor is formed by self-alignment with the gate but may be formed by the usual alignment. [0066]
  • [A Fourth Embodiment][0067]
  • In the first and the second embodiments, the capacitor and the lead portion for a bit line are concurrently opened, but the capacitor may be formed after the lead portion for a bit line is opened and the bit line is formed. [0068]
  • The contact of the capacitor is formed by self-alignment with the gate but may be formed by the usual alignment. [0069]
  • In forming the through-hole in the inter-layer insulation film by etching, the BPSG film on the Si[0070] 3N4 film is anisotropically etched up to midway, then isotopically etched and again anisotropically etched to thereby form a larger-diameter in the through-hole. It is possible to further repeat the anisotropical etching and the isotopic etching to thereby form a plurality of a larger diameter. In this case, to define a diameter of the opening in the surface, the initial etching is anisotropic.
  • According to the present invention, the capacitor can have an increase capacitance while the requirements of an alignment allowance for alignment of the opening of the capacitor contact and the bit line contact and electric isolation from the adjacent conducting film. [0071]

Claims (12)

    What is claimed is:
  1. 1. A semiconductor device comprising:
    a MOSFET including a pair of impurity diffused regions formed on both sides of a gate formed on a semiconductor substrate:
    an insulation film covering a top of the MOSFET, a through-hole opened on one of the impurity diffused regions being formed in the insulation film; and
    a capacitor formed at at least a part of an inside of the through-hole,
    the through-hole having a larger diameter inside than at a surface thereof.
  2. 2. A semiconductor device comprising:
    a MOSFET including a pair of impurity diffused regions formed on both sides of a gate formed on a semiconductor substrate:
    an insulation film covering a top of the MOSFET, a through-hole opened on, one of the impurity diffused regions being formed in the insulation film; and
    a capacitor formed at at least a part of an inside of the through-hole,
    the through-hole having a larger diameter at an intermediate part thereof between a surface thereof and a bottom thereof than at the surface and the bottom thereof.
  3. 3. A method for fabricating a semiconductor device comprising:
    a MOSFET forming step of forming on a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate;
    an insulation film forming step of forming an insulation film for covering the MOSFET;
    a through-hole forming step of forming in the insulation film a through-hole having a larger diameter inside than at a surface thereof, the through-hole being opened on one of the impurity diffused regions; and
    a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole.
  4. 4. A method for fabricating a semiconductor device comprising:
    a MOSFET forming step of forming on a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate;
    an insulation film forming step of forming an insulation film for covering the MOSFET;
    a through-hole forming step of forming in the insulation film a through-hole having a larger diameter at an intermediate part between a surface thereof and a bottom thereof than the surface and the bottom thereof, the through-hole being opened on one of the impurity diffused regions; and
    a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole.
  5. 5. A method for fabricating a semiconductor device comprising:
    a MOSFET forming step of forming an a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate;
    an insulation film forming step of forming a plurality of insulation films being laminated for covering the MOSFET;
    a through-hole forming step of forming in the insulation films a through-hole having a larger diameter inside than at a surface thereof, the through-hole being opened on one of the impurity diffused regions; and
    a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole.
  6. 6. A method for fabricating a semiconductor device according to claim 5, wherein
    the insulation film forming step includes a step of forming a first insulation film, and a step of forming on the first insulation film a second insulation film having etching characteristics different from those of the first insulation film; and
    the through-hole forming step includes a step of forming in the first insulation film and the second insulation film the through-hole having substantially the same opening diameter, and a step of retreating the first insulation film inside the through-hole by the use of an etchant having a higher etching rate with respect to the first insulation film than with respect to the second insulation film.
  7. 7. A method for fabricating a semiconductor device comprising:
    a MOSFET forming step of forming on a semiconductor substrate a MOSFET including a gate and a pair of impurity diffused regions on both sides of the gate;
    an insulation film forming step of forming a plurality of insulation films being laminated for covering the MOSFET;
    a through-hole forming step of forming in the insulation films a through-hole having a larger diameter at an intermediate part between a surface thereof and a bottom thereof than the surface and the bottom thereof, the through-hole being opened on one of the impurity diffused regions; and
    a capacitor forming step of forming a capacitor at at least a part of an inside of the through-hole.
  8. 8. A method for fabricating a semiconductor device according to claim 7, wherein
    the insulation film forming step includes a step of forming a first insulation film, a step of forming on the first insulation film a second insulation film having etching characteristics different from those of the first insulation film, and a step of forming on the second insulation film a third insulation film having etching characteristics different from those of the second insulation film; and
    the through-hole forming step includes a step of forming in the first insulation film, the second insulation film and the third insulation film the through-hole having substantially the same opening diameter, and a step of retreating the second insulation film inside the through-holes by the use of an etchant having a higher etching rate with respect to the second insulation film than with respect to the first and the third insulation film.
  9. 9. A method for fabricating a semiconductor device according to claim 7 wherein
    the insulation film forming step includes a step of forming a first insulation film, a step of forming on the first insulation film a second insulation film having etching characteristics different from those of the first insulation film, and a step of forming on the second insulation film a third insulation film having etching characteristics different from those of the second insulation film; and
    the through-hole forming step includes a step of etching the second and the third insulation films by the use of an etchant which has a higher etching rate with respect to the second insulation film than with respect to the third insulation film and substantially anisotropically contains an isotropic component, and a step of isotropically etching the first insulation film by the use of an etchant having a higher etching rate with respect to the first insulation film than with respect to the second insulation film.
  10. 10. A method for fabricating a semiconductor device according to claim 9, wherein
    the etchant for etching the first insulation film has a higher etching rate with respect to the second insulation film than with respect to the third insulation film.
  11. 11. A method for fabricating a semiconductor device according to claim 8, wherein
    the first insulation film is a silicon nitride film;
    the second insulation film is a silicon oxide film containing boron and/or phosphorus:
    the third insulation film is a non-doped silicon oxide film.
  12. 12. A method for fabricating a semiconductor device according to claim 9, wherein
    the first insulation film is a silicon nitride film;
    the second insulation film is a silicon oxide film containing boron and/or phosphorus:
    the third insulation film is a non-doped silicon oxide film.
US08928770 1995-01-31 1997-09-12 Semiconductor device and method for fabricating the same Granted US20020003248A1 (en)

Priority Applications (8)

Application Number Priority Date Filing Date Title
JP1374895 1995-01-31
JP7-13748 1995-01-31
JP7-310737 1995-11-29
JP31073795A JP3623834B2 (en) 1995-01-31 1995-11-29 The semiconductor memory device and manufacturing method thereof
US08592481 US5874756A (en) 1995-01-31 1996-01-26 Semiconductor storage device and method for fabricating the same
JP24368796A JPH1093042A (en) 1996-09-13 1996-09-13 Semiconductor device and manufacture thereof
JP8-243687 1996-09-13
US08928770 US6335552B1 (en) 1995-01-31 1997-09-12 Semiconductor device and method for fabricating the same

Publications (1)

Publication Number Publication Date
US20020003248A1 true true US20020003248A1 (en) 2002-01-10

Family

ID=46276180

Family Applications (1)

Application Number Title Priority Date Filing Date
US08928770 Granted US20020003248A1 (en) 1995-01-31 1997-09-12 Semiconductor device and method for fabricating the same

Country Status (1)

Country Link
US (1) US20020003248A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100273302A1 (en) * 2005-01-31 2010-10-28 Semiconductor Energy Laboratory Co., Ltd. Memory device and manufacturing method thereof
US8802478B2 (en) 2011-10-07 2014-08-12 Canon Kabushiki Kaisha Method for manufacturing semiconductor device and method for manufacturing solid state image sensor using multiple insulation films
US9076680B2 (en) 2011-10-18 2015-07-07 Micron Technology, Inc. Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an array of capacitors and circuitry peripheral to the array

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100273302A1 (en) * 2005-01-31 2010-10-28 Semiconductor Energy Laboratory Co., Ltd. Memory device and manufacturing method thereof
US8889490B2 (en) 2005-01-31 2014-11-18 Semiconductor Energy Laboratory Co., Ltd. Memory device and manufacturing method thereof
US8802478B2 (en) 2011-10-07 2014-08-12 Canon Kabushiki Kaisha Method for manufacturing semiconductor device and method for manufacturing solid state image sensor using multiple insulation films
US9076680B2 (en) 2011-10-18 2015-07-07 Micron Technology, Inc. Integrated circuitry, methods of forming capacitors, and methods of forming integrated circuitry comprising an array of capacitors and circuitry peripheral to the array

Similar Documents

Publication Publication Date Title
US6008513A (en) Dynamic random access memory (DRAM) cells with minimum active cell areas using sidewall-space bit lines
US6518130B1 (en) Method for forming a semiconductor device having a DRAM region and a logic region on the substrate
US6127260A (en) Method of forming a tee shaped tungsten plug structure to avoid high aspect ratio contact holes in embedded DRAM devices
US6365452B1 (en) DRAM cell having a vertical transistor and a capacitor formed on the sidewalls of a trench isolation
US6091154A (en) Semiconductor device with self-aligned contact and manufacturing method thereof
US4835584A (en) Trench transistor
US6528368B1 (en) Method for fabricating semiconductor device, and semiconductor device, having storage node contact flugs
US5770484A (en) Method of making silicon on insulator buried plate trench capacitor
US5135883A (en) Process for producing a stacked capacitor of a dram cell
US5284787A (en) Method of making a semiconductor memory device having improved electrical characteristics
US5023683A (en) Semiconductor memory device with pillar-shaped insulating film
US6204140B1 (en) Dynamic random access memory
US20020153614A1 (en) Semiconductor storage device and method for fabricating the same
US5814553A (en) Method of fabricating self-align contact window with silicon nitride side wall
US20030168676A1 (en) Semiconductor device with self-aligned contact and its manufacture
US6348411B1 (en) Method of making a contact structure
US6281073B1 (en) Method for fabricating dynamic random access memory cell
US5665623A (en) Method of fabricating totally self-aligned contacts for dynamic randomaccess memory cells
US5385858A (en) Method for fabricating semiconductor device having memory cell of stacked capacitor type
US6037211A (en) Method of fabricating contact holes in high density integrated circuits using polysilicon landing plug and self-aligned etching processes
US5057896A (en) Semiconductor device and method of producing same
US5459354A (en) Semiconductor device with improved insulation of wiring structure from a gate electrode
US5821139A (en) Method for manufacturing a DRAM with increased electrode surface area
US5663092A (en) Methods of fabricating a transistor cell with a high aspect ratio buried contact
US5273925A (en) Method of fabricating semiconductor memory device having a cylindrical capacitor electrode

Legal Events

Date Code Title Description
AS Assignment

Owner name: SOCIONEXT INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035508/0637

Effective date: 20150302