Connect public, paid and private patent data with Google Patents Public Datasets

Systems and methods for computer initialization

Download PDF

Info

Publication number
US20010047473A1
US20010047473A1 US09775897 US77589701A US2001047473A1 US 20010047473 A1 US20010047473 A1 US 20010047473A1 US 09775897 US09775897 US 09775897 US 77589701 A US77589701 A US 77589701A US 2001047473 A1 US2001047473 A1 US 2001047473A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
boot
device
signal
system
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09775897
Inventor
James Fallon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtime Data LLC
Original Assignee
Realtime Data LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for programme control, e.g. control unit
    • G06F9/06Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44Arrangements for executing specific programmes
    • G06F9/4401Bootstrapping
    • G06F9/4406Loading of operating system
    • G06F9/4408Boot device selection
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/24Resetting means
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0602Dedicated interfaces to storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • G06F3/0613Improving I/O performance in relation to throughput
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0638Organizing or formatting or addressing of data
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0658Controller construction arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0668Dedicated interfaces to storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • G06F3/0674Disk device
    • G06F3/0676Magnetic disk device
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for programme control, e.g. control unit
    • G06F9/06Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44Arrangements for executing specific programmes
    • G06F9/4401Bootstrapping
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for programme control, e.g. control unit
    • G06F9/06Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44Arrangements for executing specific programmes
    • G06F9/4401Bootstrapping
    • G06F9/4406Loading of operating system
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for programme control, e.g. control unit
    • G06F9/06Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/44Arrangements for executing specific programmes
    • G06F9/445Programme loading or initiating
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction

Abstract

Systems and methods for initializing devices such as computers, computer-based appliances, and processors and, in particular, systems and methods for initializing devices comprising one or more volatile logic devices after a power turn-on or a commanded reset. In one aspect, a method for initializing a computer system comprises sensing a command signal to boot the computer system, generating a first control signal to initialize a boot process, generating a second control signal to initialize a programmable logic device prior to completion of the initialization of the boot process, and booting the computer system using the initialized programmable logic device. In another aspect, a boot manager circuit is provided for managing initialization of a computer system. One embodiment of a boot manager circuit comprises a first sense circuit for sensing power-up and ensuring power stability, a second sense circuit for sensing a command signal to boot the computer system; a control circuit for generating a control signal in response to sensing of a command signal, to initialize a programmable logic device in advance of a boot process, and a state machine for outputting a flag indicative of the type of the type of boot process commanded.

Description

    CROSS-REFERENCE TO RELATED APPLICATION
  • [0001]
    This application is based on a United States provisional application Serial No. 60/180,114, filed on Feb. 3, 2000, which is fully incorporated herein by reference.
  • BACKGROUND
  • [0002]
    1. Technical Field
  • [0003]
    The present invention relates generally to systems and methods for initializing devices such as computers, computer-based appliances, and processors and, more particularly, to systems and methods for initializing devices comprising one or more volatile logic devices after a power turn-on or a commanded reset.
  • [0004]
    2. Description of Related Art
  • [0005]
    Computers and computer-based appliances, e.g. PCs (personal computers), PDAs (personal digital assistants) and other embedded devices, currently employ large, often complex, operating systems to execute user programs and process data. Conventional operating systems typically range in size from hundreds of kilobytes for, e.g., small PDAs to hundreds of megabytes for, e.g., high-end servers and PCs. As computers and processors become embedded in increasingly more devices, the need for instant computer initialization from a power turn-on (cold boot) or commanded reset (warm boot) becomes even more highly desirable.
  • [0006]
    [0006]FIG. 1 is a block diagram of a conventional computing device illustrating a plurality of boot storage options. More specifically, a plurality of boot devices are shown including a magnetic hard disk 10, CD read only memory (CDROM) 20, floppy disk 30, network 40 (e.g., wireless network), read only memory (ROM) 50, non-volatile or pre-initialized random access memory (RAM) 60, flash memory 70, or any other non-volatile or pre-initialized volatile memory device (80). Each of the boot devices 10-80 are interconnected by a respective interface 90-160 to their respective data storage/ retrieval adapters 170-240. In a typical legacy system as shown in FIG. 1, each storage adapter device 170-240 is connected to an expansion bus 330 via respective interfaces 250-320. The expansion bus 330 is connected to an expansion bus adapter or bridge adapter 340. The expansion bus 330 and expansion bus adapter or bridge adapter 340 are utilized to interconnect the storage adapter devices 170-240 to a main bus 395 of a computer, wherein the computer comprises one or more processors 350, a main RAM storage device 360, a ROM/flash memory 380, other input/output devices 390 (e.g., mouse keyboard, microphone, etc), and power-up and reset circuitry 370. In this conventional system, the computer reset and power-up circuitry implements both a “cold” and a “warm” boot process as is known in the art.
  • [0007]
    [0007]FIG. 2 comprises a plurality of timing diagrams depicting a conventional “cold” boot process and a conventional “warm” boot process, which are typically implemented in the computer reset and power up circuits 370 (FIG. 1). More specifically, the combination of FIGS. 2a and 2 b illustrate a cold boot process while FIGS. 2c, 2 d and 2 e illustrate a warm boot process. In FIG. 2a, when power is activated, the voltage level increases from an off state to an operating voltage range 420. As further illustrated in FIG. 2a, when the power is reset, a power-up reset operation is performed by momentarily asserting a system-reset signal 410. Typically, the system-reset signal 410 tracks the voltage rise of the power supply, with the exception of a phase lag associated with achieving a power supply voltage threshold 420. The power supply voltage threshold 420 of the system-reset signal 410 provides a sufficient delay of operation to ensure reliable logic operation is achieved.
  • [0008]
    In FIG. 2a, when the system-reset signal 410 reaches threshold voltage 420, the system-reset signal 410 is asserted active low for a processor reset time period 430 (of X milliseconds), during which time an attempt is made to initialize the processor into a known reset state. For example in IBM compatible personal computers, X is approximately 200 milliseconds. In FIG. 2b, a system clock preferably begins generating a processor clock signal 440 when (or prior to) the system-reset signal 410 is asserted to initialize the processor into a known reset state. In FIG. 2a, when the system-reset signal 410 is deasserted after the time interval 430, the computer's boot device is required to be available either instantaneously or within a predetermined time period thereafter. For example, the industry standard Personal Computer Interface Bus (PCI Bus) Specification Revision 2.2 requires that the boot device be available 5 bus clock cycles after the negation of the bus reset. With a standard PCI Bus clock frequency of 33 megahertz, the boot device must be available in approximately 152 nanoseconds. In particular, this is illustrated in FIG. 2b, wherein the number of clocks for the boot device to be available after the system-reset signal 410 (as well as signal 415 for the warm boot process) is deasserted is 5 clocks. If the boot device is not available upon the expiration of this predetermined time, the system may crash or be delayed from booting.
  • [0009]
    [0009]FIG. 2c illustrates a warm boot commanded-reset-request signal 445 that is generated by a commanded request, e.g., a boot request from the system, an application, operating system, a user, etc. Often computers incorporate a user accessible pushbutton or other switching device by which the user may request a warm boot. FIG. 2d illustrates a system-reset signal 415 that is generated upon a commanded request. The system-reset signal 415 is asserted for a processor reset time period 431 (of X msec ) upon a commanded reset (similar to FIG., 2 a discussed above). It should be noted that signals 410 and 415 are the same signal, except that FIGS. 2a and 2 d illustrate the different states of the system-reset signal upon initiation of the cold and warm boot processes. FIG. 2e illustrates the system processor clock timing (similar to FIG. 2b) for the warm boot process. The boot requirements described above (e.g., processor reset time, time for boot device to be available, etc.) with respect to the cold boot process may be the same as the warm boot process. With the warm boot, it may be assumed that clock signal 440 is operating prior to the system-reset signal 415 being asserted, although it is not necessary.
  • [0010]
    [0010]FIG. 3a is a flow diagram of the conventional power-up “cold” boot process. A system waits in an idle state for the power supply to be turned on (step 500). When the power is applied (affirmative determination in step 500) and the power supply voltage meets a preset threshold (affirmative determination in step 510), the system-reset signal is asserted active low for X msec (step 520). At the expiration of the time period X, the system-reset signal is deasserted (step 530). An optional maximum delay of n clock cycles (step 540) (or some other prespecified time period) for boot device availability may be inserted. The boot process proceeds to boot the system by loading, e.g., an operating system or application program, etc., if one or more of the associated boot device(s) are available (step 550).
  • [0011]
    [0011]FIG. 3b is a flow diagram of a conventional “warm” boot process. When an already powered computer receives a commanded-reset-request signal (affirmative result in step 560), which may be received from a user, the operating system, a computer bridge, an adapter, an application program, etc., the system-reset signal is asserted for X msec (step 570). At the expiration of time period X, the system-reset signal is deasserted (step 575). An optional maximum delay of n clock cycles (step 580) (or some other prespecified time period) for boot device availability may be inserted. The boot process proceeds to boot the system by loading, e.g., an operating system or application program, etc., if one or more of the associated boot device(s) are available (step 590).
  • [0012]
    A trend within the current art of digital logic devices is the use of volatile programmable logic components, which enable in-situ configuration, and reconfiguration of logic. Logic devices are continually undergoing a technical metamorphosis. Originally, digital designers implemented designs in TTL type logic devices (small-scale integration). These TTL type devices expanded into larger gate counts per package (medium scale integration) with alternate process technologies affording lower power consumption, wider voltage ranges, and specialized electrical interfaces. With the subsequent advent of large and then very large scale integration, embedded systems on a chip became a reality, with dramatically reduced costs. There are, however, various disadvantages associated with implementing dedicated very large scale systems or subsystems on a chip including, but not limited to, high non-recurring design costs, limited flexibility, inherently long fabrication times, high risk due to the time and cost for design iterations, and perhaps most importantly, lack of field upgradeability.
  • [0013]
    Consequently, manufacturers of logic devices (such as Xilinx and Alterra) have switched to field programmable logic devices to enable logic users to program devices at the time of logic manufacturer or in the field. To achieve very high logic densities, the current logic devices are volatile and, thus, loose their internal logic program each time power is removed. For example, either a non-volatile memory device or a preloaded volatile memory device must be available for loading the “logic code” into the volatile logic device before the boot code (e.g., operating system, drivers, etc.) is accessible from the boot device. Furthermore, the time needed to load the logic device can be unacceptably longer than the time allotted for a boot device to be available following a system reset, since many volatile field programmable gate arrays utilize serial or parallel loading modes with a relatively low or moderate bandwidths.
  • [0014]
    [0014]FIG. 4 is a block diagram of a conventional system comprising a boot device storage adapter 720 comprising a non-volatile logic device 725. More specifically, the boot device storage adapter 720 employs a non-volatile logic device 725 to access boot data from a boot storage device 700. Data is read from the boot device 700, typically across an industry standard interface 710, via the non-volatile logic device 725, and then onto the optional expansion bus 330, where it read by the computer via the optional expansion bus adapter/ bridge 340. It is to be understood that the boot device 700 represents any of the boot devices 10-80 in FIG. 1.
  • [0015]
    In the exemplary system of FIG. 4, when the computer issues a system-reset-signal 410/415 (for a cold boot or warm boot, respectively), and optionally generates an expansionbus-reset-signal 750, the computer will attempt to load the boot data from the boot storage device 700. If the non-volatile logic device 725 were to be replaced by a volatile logic device, this volatile logic device must first be loaded with the appropriate logic code. Thus one problem associated within the current art is the delay associated with loading a volatile logic boot device after a power-up reset. In the best case this lengthens the boot process that, in many systems, can render the operating system unbootable.
  • [0016]
    Another limitation within the current art is the need for loading or reloading one or more programmable logic devices 730 upon a warm boot process. Often warm boots are required when a computer application or operating system becomes unstable or corrupted. Depending on the application, however, a warm boot process may or may not require loading of the volatile logic device 725 utilized in the given boot storage adapter or interface 720. These problems within the current art and other limitations are addressed by the present invention.
  • SUMMARY OF THE INVENTION
  • [0017]
    The present invention is directed to systems and methods for initializing devices such as computers, computer-based appliances, and processors. In particular, the present invention is directed to systems and methods for initializing devices comprising one or more volatile logic devices after a power turn-on or a commanded reset.
  • [0018]
    In one aspect of the present invention, a method for initializing a computer system comprises the steps of: sensing a command signal to boot the computer system; generating a first control signal to initialize a boot process; generating a second control signal to initialize a programmable logic device prior to completion of the initialization of the boot process; and booting the computer system using the initialized programmable logic device.
  • [0019]
    In another aspect, a boot manager circuit is provided for managing initialization of a computer system. One embodiment of a boot manager circuit comprises: a first sense circuit for sensing power-up and ensuring power stability; a second sense circuit for sensing a command signal to boot the computer system; a control circuit for generating a control signal in response to sensing of a command signal, to initialize a programmable logic device in advance of a boot process; and a state machine for outputting a flag indicative of the type of the type of boot process commanded. Preferably, the first sense circuit is employed to ensure power supply stability prior to generating the control signal for loading the programmable logic device.
  • [0020]
    In another aspect, the boot manager circuit processes an external reset request to warm boot the system either with or without reloading the programmable logic device.
  • [0021]
    In yet another aspect of the present invention, the boot manager circuit is employed to simultaneously or sequentially load multiple programmable logic devices depending on the desired application.
  • [0022]
    In another aspect of the present invention, a system for initializing a computer comprises: a boot storage device for storing initialization program code for initializing a computer during a boot process; and a boot device adapter, operatively interfaced with the boot storage device, for accessing the initialization program code from the boot storage device in response to a request from the computer system; wherein the boot device adapter comprises: a programmable logic device; and a boot control circuit for generating a control signal to initialize the programmable logic device in advance of the boot process.
  • [0023]
    The computer initialization system may further comprise a memory device for storing logic code associated with the programmable logic device. The memory device preferably comprises non-volatile memory residing on the boot device adapter, the computer system, device, appliance, or the boot device. In response to the control signal, the programmable logic device can self-load the logic code from the memory device.
  • [0024]
    In another aspect, the computer initialization system comprises a digital signal processor (DSP) that initializes the programmable logic device in response to the control signal. The DSP preferably resides on the boot storage device adapter. The DSP can be connected to the programmable logic device through a dedicated bus of the DSP or a common bus. The DSP retrieves logic code associated with the programmable logic device from a memory device residing on the boot storage device, the boot device adapter, and/or the computer system. In addition, the memory device may be employed to store logic code associated with the DSP.
  • [0025]
    In another aspect, the boot device may be employed to load the logic code of a programmable logic device that is located in the boot device itself, in the boot device adapter or in the PC or appliance.
  • [0026]
    These and other aspects, features and advantages of the present invention will become apparent from the following detailed description of preferred embodiments, which is to be read in connection with the accompanying drawings.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0027]
    [0027]FIG. 1 is a block diagram of conventional computer system comprising a plurality of representative boot devices;
  • [0028]
    FIGS. 2(a)-2(e) comprise timing diagrams that illustrate conventional “cold” and “warm” boot processes;
  • [0029]
    [0029]FIGS. 3a and 3 b comprise flow diagrams respectively illustrating a conventional “cold” boot process and “warm” boot processes;
  • [0030]
    [0030]FIG. 4 is a block diagram of a conventional initialization system comprising a boot device storage adapter comprising a non-volatile logic device;
  • [0031]
    [0031]FIG. 5 is a high-level block diagram of a boot management circuit according to an embodiment of the present invention;
  • [0032]
    [0032]FIG. 6 illustrates timing diagrams of a boot process according to one aspect of the present invention implementing the boot management circuit of FIG. 5 in a legacy computer system;
  • [0033]
    [0033]FIG. 7 illustrates timing diagrams of a boot process according to one aspect of the present invention implementing the boot management circuit of FIG. 5 in a non-legacy computer system;
  • [0034]
    [0034]FIGS. 8a and 8 b respectively comprise flow diagrams of a “cold” and “warm” boot process according to one aspect of the present invention;
  • [0035]
    [0035]FIG. 9 is a schematic diagram of a boot management circuit according to an embodiment of the present invention;
  • [0036]
    [0036]FIG. 10 is a timing diagram illustrating the waveforms at various nodes in the diagram of FIG. 9;
  • [0037]
    [0037]FIG. 11 is a block diagram of an initialization system according to an embodiment of present invention utilizing a boot management circuit;
  • [0038]
    [0038]FIG. 12 is a block diagram of an initialization system according to another embodiment of present invention;
  • [0039]
    [0039]FIG. 13 is a block diagram of an initialization system according to another embodiment of present invention;
  • [0040]
    [0040]FIG. 14 is a block diagram of an initialization system according to another embodiment of present invention;
  • [0041]
    [0041]FIG. 15 is a block diagram of an initialization system according to another embodiment of present invention; and
  • [0042]
    [0042]FIG. 16 is a block diagram of an initialization system according to another embodiment of present invention.
  • DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
  • [0043]
    The present invention is directed to systems and methods for initializing devices such as computers, computer appliances, and processors. More specifically, the present invention is directed to system and methods for initializing (programming) a volatile programmable logic device (employed in the computer or processor boot process) in advance of its application. In the following description, it is to be understood that system elements having equivalent or similar functionality are designated with the same reference numerals in the Figures. The systems and methods described herein may be implemented in various forms of hardware, software, firmware, or a combination thereof. Preferably, the present invention is implemented utilizing a combination of novel analog signal processing techniques and digital logic applied to programmable logic technologies, high density non-volatile storage devices, digital signal processors or any other type of processing device or technique. Additionally, the present invention is applicable to any type of programmable logic device utilized in the boot process of a computer or appliance, which is utilized to load the operating system, drivers, application code, or any other software and firmware.
  • [0044]
    [0044]FIG. 5 illustrates a high-level block diagram of a boot management circuit 1070 according to an embodiment of the present invention. In general, a preferred architecture of the boot management circuit 1070 comprises a component for sensing power-up and user/system commanded reset requests and a component for generating control signals in response to such power-up and commanded requests for causing logic code to be loaded into one or more programmable logic devices in advance of use of such programmable logic devices in a boot process. Furthermore, a preferred boot management circuit comprises a component for determining the type of boot process that was initiated (e.g., power-up or commanded reset) and providing an indication of such boot process.
  • [0045]
    The exemplary boot management circuit 1070 of FIG. 5 comprises a plurality of inputs for receiving a power-supply-monitoring signal 400, an optional system-cold-boot-reset-request signal 740, an optional commanded-warm-boot-reset-request signal 760, (optionally) a legacy system-reset signal 410/415; and optionally an expansionbus-reset-signal 750.
  • [0046]
    In future system implementations (i.e. non-legacy) utilizing the present invention, a preferred implementation is to employ either the power-supply-monitoring signal 400 and/or the system-cold-boot-reset-request signal 740 for determining cold boot requests. Similarly the commanded-warm-boot-reset-request signal 760 is utilized to sense warm boot requests.
  • [0047]
    In existing (i.e., legacy) computer architectures, signals such as 740 and 760 are typically not available from the current hardware/software implementation, thus only existent signals must be utilized that are generated by the computer or expansion bus. Hence, preferably, for implementations within a legacy system, the power-supply-monitoring signal 400 coupled to either the power supply or the expansion bus power is utilized in conjunction with either an expansionbus-bus-reset signal 750 or the system-reset signal 410/415 to distinguish between a cold and warm boot. It should be noted that in legacy systems, the expansionbus-bus-reset signal 750 is typically derived from the system-reset signal 410/415, usually with appropriate buffering or some other form of signal conditioning. Thus, when the boot management circuit 1070 is implemented in a legacy system, the system-reset signal 410/415 or expansionbus-bus-reset signal 750 is preferably monitored along with power-supply-monitoring signal 400. If the system-reset signal 410/415 or the expansionbus-bus-reset signal 750 is asserted and the power-supply-monitoring signal 400 is above the specified threshold 420 (deemed power supply valid), then the boot process is a warm boot. However, if the system-reset signal 410/415 or the expansionbus-bus-reset signal 750 is asserted and the power-supply-monitoring signal 400 is below the specified threshold 420 (deemed power supply invalid), then the boot process is a cold boot.
  • [0048]
    The exemplary boot management circuit 1070 further comprises a plurality of output pins for outputting a boot-device-reset signal 1030, a system-reset signal 410/415 (depending if a cold or warm boot process is initiated), and (optionally) indicator signals such as a warm-boot-flag indicator 1050 and/or a cold-boot-flag indicator 1040.
  • [0049]
    For non-legacy systems, it may be advantageous to generate the optional system-reset signal 410/415 signal from the logical OR of the system-cold-boot-system-reset-request 740 and the commanded-warm-boot-reset-request 760 to minimize logic circuitry. In the case of non-legacy systems the system-reset 410/415 is not an input to the boot management circuit 1070 but is an output generated by the boot management circuit 1070. The non-legacy use of the system-reset 410/415 is similar to its use in legacy systems where the signal 410/415 may be utilized to reset processors, peripherals, and all other non-volatile elements of the boot device. For non-legacy systems the warm-boot-flag signal 1050 and the cold-bootflag-signal 1040 may be derived from their respective input request signals 760 and 740. For legacy systems the previously specified logic is preferably applied.
  • [0050]
    It is to be appreciated that the boot management circuit 1070 according to the present invention can be readily employed in all existing and future platform architectures. As such, it is to be further understood that the input signals 400, 740, 760, 410/415 and 750 and output signals 1030, 410/415, 1050 and 1040 are labeled with names that describe their associated functions, and that, depending on the platform, system or application, other signals providing corresponding functions of the signals depicted in FIG. 5 may be applied.
  • [0051]
    It is to be further appreciated that the boot-device-reset output 1030 provides a mechanism for initiating the loading of the programmable logic device in advance of the use of the programmable logic device in the boot process. The cold-boot-flag output signal 1040, and the warm-boot-flag output signal 1050 indicate which type boot process has been commanded. Advantageously, the output flags 1040, 1050 provide an indication that allows additional logic that is implemented in either hardware, software, or any combination thereof, to elect to either load or reload program code in the programmable logic device, or leave intact the current programming of the programmable logic device. Indeed, depending on the application, it may or may not be advantageous to reload the programmable logic devices. The system-reset output 410/415, typically resets either all or a portion of the PC components, appliance components, or system components.
  • [0052]
    It should be noted that while singular input signals are shown, the input signals are indicative of a signal type and may each occur in pluralities. For example, the power-supply-monitoring signal 400 may comprise a plurality of power senses. Typically, the individual senses that may be utilized include +5 volts, +3.3 volts, +1.8 volts, +1.5 volts, +12 volts, and −12 volts, although any suitable voltage or combination thereof may be implemented. The power-supply-monitoring signal 400 may be monitored and logically combined using any suitable conventional logic equation to provide a power sense. Certain power supply voltages are used for specific functions. For example +5 and +3.3 volts may be utilized for logic input and output while lower voltages such as +1.5 volts may be utilized for internal logic cores of high-density logic devices and processors. The process of monitoring voltages is application specific to a number of parameters including the specific logic implementation, system functionality, and/or processors utilized in the computer or appliance. Further, the ordering may be sensed to ensure that the power has been applied in the proper sequence, i.e., the logic cores are powered before I/O devices to avoid latchup).
  • [0053]
    Referring now to FIG. 6, a plurality of timing diagrams are shown depicting both cold and warm boot process for implementation of the boot management circuit 1070 in a legacy system. In FIG. 6(a), upon power-up of the system, a power-supply-monitoring signal 400 reaches a stable and acceptable voltage operating range 405 within a given time period. The phase lag associated with the power-supply-monitoring signal 400 may vary based upon factors such as the source impedance and load condition of the input source and the internal functioning of the power supply, topology, analog or switching, frequency of switching, capacity, etc. Then, as illustrated in FIG. 6(b) (which is similar to FIG. 2(a)), the system-reset signal 410 for a cold boot is generated, which typically approximates the power-supply-monitoring signal 400 until a minimum threshold voltage 420 is reached so as to enable proper logic operation. Once the threshold 420 is reached, (with a cold boot process), the system-reset signal 410 is asserted for X milliseconds. Although the time period X is typically 200 milliseconds, any suitable value for X may be implemented in the present invention, as the present invention is not specific to any given value. Indeed, it is anticipated that this time period with grow smaller in future systems. Additionally, it is not required that the system-reset signal 410 follow the power-supply-monitoring signal 400. Indeed, the system- reset signal 410 may remain continuously asserted until it is negated.
  • [0054]
    For a warm boot process, in FIG. 6(c)(which is similar to FIG. 2(d), the system-reset signal 415 is asserted for Y milliseconds, wherein Y may be any suitable time period. It is to be understood that notwithstanding that FIG. 7 illustrates that X=Y, their values may be different depending on the application. For instance, warm boot processes may benefit from a reduced time Y since certain system elements may not require initialization or since there are less transients within a system that is already powered (pre-charged capacitances and inductances).
  • [0055]
    In FIG. 6(d) (which is similar to FIG. 2(b)), the system processor clock generates the clock signal 440, which typically begins operation once the input power has reached an acceptable operating level. While it is possible that the system clock is held in reset until the system-reset signal 410/415 is negated, it is often preferable to allow the system clock 440 to operate during the time interval X, (or Y to aid the system logic and/or initializing the processor into a known state. For example, many general-purpose processors and digital signal processors typically require a number of input clocks to properly operate when released from the reset state. It is to be understood that the system processor clock signal 440 is shown for pedagogical purposes and is not a required element of the present invention. Again, a maximum delay from reset negation to boot device availability may be implemented based on, e.g., a maximum number n of clock cycles (or some other prespecified time interval). For example, in the Personal Computer Interface Specification Revision 2.2, the boot device must be available 5 clock cycles after the negation of reset on the bus, or the system may crash. At the current system clock rates of 33 and 66 megahertz, this approximately corresponds to maximum times of 150 and 75 nanoseconds, respectively. Again, the maximum delay from reset negation to boot device availability may be anywhere from zero to some maximum specified time value delineated in any convenient units including multiples of clock periods.
  • [0056]
    As further illustrated in FIG. 6(e), in a cold boot process, the boot-device-reset signal 1030 preferably follows the power-supply-monitoring signal 400, although this is not essential for implementing a boot process according to this invention. With a warm boot process, the boot-device-reset signal 1030 will change from a negated state to an asserted state upon the system-reset-signal 415 being asserted. When the system-reset signal 410 is asserted to active low, the boot-device-reset signal 1030 is asserted to active low for Z msec, where Z comprises a number that is shorter than the respective X or Y time periods for cold and warm boots respectively. In general, the period of time X−Z (or Y−Z with a warm boot) should be sufficient to load and activate the programmable logic device elements necessary for boot, which may comprise of a portion of one programmable logic device or one or more programmable logic devices. This time period may be shortened, for instance when reloading of the volatile logic device is not necessary.
  • [0057]
    Further, an optional internal state machine is set to provide an indication of the mechanism that is responsible for initiating the boot process. Preferably, this mechanism comprises either asserting or negating the cold-boot-flag 1040 along with the complementary warm-boot-flag 1050. In particular, as shown in FIGS. 6(f) and (g), in a preferred embodiment, the signals 1040, 1050 change state when the boot-device-reset signal 1030 is negated. It is to be appreciated that in other embodiments of the present invention, the state machine and indicator signals may be valid earlier than negation of the boot-device-reset signal 1030, if so desired.
  • [0058]
    Referring now to FIG. 7, a plurality of timing diagrams are shown depicting both cold and warm boot process for implementation of the boot management circuit 1070 in a non-legacy system. These timing diagrams are similar to the corresponding timing diagrams of FIG. 6, expect that in FIG. 7, the system-cold-boot-reset-request signal 740 in FIG. 7(e) and the commanded-warm-boot-reset-request 760 signal in FIG. 7(f) are utilized directly as the cold and warm boot requests, as opposed to their derivation in legacy applications as described herein.
  • [0059]
    Referring now to FIGS. 8a and 8 b, flow diagrams respectfully illustrate a “cold” and “warm” boot process according to one aspect of the present invention. More specifically, with a preferred cold boot process as illustrated in FIG. 8a, a test or other check is continuously performed to determine whether the power supply has been turned on (step 500). If power has been applied (affirmative determination in step 500), a determination is then made as to whether as to whether the voltage, current, and/or aggregate power from one or more supply voltages has met a predetermined threshold (step 510). Furthermore, in the case of underdamped or critically damped supplies, it may also be desirable to test both high and low voltage rails to ensure that the power supply has settled. This process may also include a time delay to ensure that the supply is not in the process of oscillating above and below the thresholds, inducing a false power supply valid indication. Multiple senses (and the order thereof) may be combined to derive the most reliable or otherwise optimal indication of power supply validity, if so desired.
  • [0060]
    Upon power supply validity (affirmative determination in step 510), preferably, two parallel processes occur (i.e., a first parallel process comprising steps 520, 530 and 540, and a second parallel process comprising steps 1200, 1210, 1220 and 1230). More specifically, the first parallel process initiates with the system-reset signal 410 being asserted for X msec (step 520), or some other prespecified time period. Then, after expiration of the time period X, the system-reset signal 410 is deasserted (step 530). Then, a time delay 540 (shown in FIG. 7(n) as n clock cycles) is optionally inserted before the boot process 550 begins.
  • [0061]
    In the second parallel process, the boot-device-reset signal 1030 is asserted (substantially concurrently with the assertion of the system-reset signal 410) for Z msec (step 1200), wherein Z<X. During the time period Z, any logic devices utilized on the boot storage adapter or processors may be reset including those utilized to load the volatile logic device including the boot storage device. At the expiration of Z, the boot-device-reset signal 1030 is deasserted (step 1210). Then, the boot state indicator is optionally read to ensure the appropriate boot process and loading of the correct logic code into the programmable logic device (step 1220). Next, the programmable logic device is loaded (step 1230). It is to be noted that a delay may then be encountered waiting for completion of the first parallel process. Finally, the boot process begins (step 550).
  • [0062]
    With a preferred “warm” boot process as depicted in FIG. 8b, a test or other check is continuously performed to determine whether a request for reset (e.g., user, system, application, etc.) has been asserted (step 560). If so (affirmative determination in step 560), two parallel processes occur (a first parallel process comprising steps 520, 530, and 580, and a second parallel process comprising steps 1200, 1210, 1220, and 1230). The first parallel process initiates with system-reset signal 415 (master reset) being asserted active low for time period of Y msec (step 520), wherein Y may be equal to any suitable time period. After the system-reset signal 415 has been asserted for the prespecified time period Y, the system-reset signal 415 is deasserted (step 530) and a maximum time delay of n clock cycles is optionally mandated (step 580) for the availability of the boot device. The boot process begins (step 590) if the boot device is available.
  • [0063]
    In the second parallel processes, the boot-device-reset signal 1030 is asserted for Z msec (step 1200), wherein Z<Y. After the expiration of Y, the boot-device-reset signal 1030 is deasserted (step 1210). Then, the boot state indicator is optionally read to ensure the appropriate boot process and loading of the correct logic code into the programmable logic device (step 1220). Next, the programmable logic device is loaded (step 1230). It is to be noted that a delay may then be encountered waiting for completion of the first process. Finally, the boot process begins (step 590).
  • [0064]
    [0064]FIG. 9 illustrates a schematic circuit diagram of a boot management circuit 1070 (FIG. 5) according to a preferred embodiment of the present invention. In the illustrated embodiment, the boot management circuit 1070 comprises a power supply sense circuit 1071 comprising an input node A, a diode D1, resistors R1 and R4, a capacitor C1, a jumper J1 and output node B. Preferably, R1 is at least one order of magnitude lower than the resistance R4. The power sense circuit 1071 is essentially a dual time constant integrator with R4 and C1 defining the charge time constant and R1 and C1 defining the discharge time constant. While it is preferable that D1 have a low forward bias voltage such as those found in Schottky diodes, it is not necessary as R4 bleeds out residual charge at a low rate for voltages below and the forward bias of the diode D1 when the power supply sense voltage (at node A) drops below the forward bias of the diode D1.
  • [0065]
    The jumper J1 may be used to short-circuit the other components of the circuit 1071 to eliminate the effect of the charge/discharge time constants in the event that the power supply provides the needed characteristics.
  • [0066]
    The boot management circuit 1070 further comprises a Schmidt inverter U1, operatively connected to the power sensor circuit 1071 at node B, and operatively connected to an input of a falling edge differentiator 1072 at node C. The falling edge differentiator 1072 preferably comprises a capacitor C2 and resistor R2. The inverter U1 is employed in conjunction with the falling edge differentiator 1072 to generate a pulse (at node D) that is utilized to create a boot-device-reset signal 1030 (at node E) by means of a two input Schmidt AND gate U2 (which operates as an active low in, active low out, OR gate).
  • [0067]
    The boot manager 1070 further comprises a system reset circuit 1073 comprising a jumper J2 and resistor R5, for processing the legacy system-reset signal 410/415, a jumper J3 again with resistor R5, for processing the expansionbus-bus-rest signal 750, and a jumper J4 and resistor R6 for processing the commanded-warm-boot-reset-request signal 760 (which are discussed above with reference to FIG. 5). By inclusion of jumpers J2, J3, or J4, and an appropriately asserted reset-request signal at the respective input, a boot-device-reset signal 1030 (at node E) will be generated. It should be noted that each of the jumpers J1-J4 illustrated in FIG. 9 may comprise any suitable conventional switching device, including, but not limited to, passive or active, or static or dynamic, switching devices. When jumpers J2, J3 and J4 are not installed, resistors R5 and R6 are utilized as logic pull-ups to default the system and external reset requests to the inactive state.
  • [0068]
    Next, an AND gate U3 is utilized to combine the system and user reset request signals into one combined request (output at node H). A differentiator circuit 1074, comprising a capacitor C3 and a resistor R3, acts as a rising edge differentiator whose output (at node I) is then supplied to a Schmidt inverter U4 for waveshaping the reset request pulse (output to node J). It is to be noted that the values of C3 and R3 are preferably selected based on the desired pulse width time of the signal output at node J. U2 is again utilized to logically OR the power-up system reset, and external reset request. An S/R flip-flop U6 implements a state machine that asserts and negates the appropriate warm-boot and cold boot flags, 1050, 1040. A Schmidt inverter U5 is utilized to convert the polarity of the power-up reset for appropriate operation of the state machine. As previously noted, the ability for a computer or computer appliance to inquire about the boot initiator is advantageous, as it provides a mechanism for rebooting of only those system and reloading of those programmable logic devices that are required or desired.
  • [0069]
    [0069]FIG. 10 comprises a plurality of timing diagrams illustrating the state of the signals located at each node (A-J) of the boot manager circuit illustrated in FIG. 9. More specifically, the letter designations A-J correspond to the waveforms generated as a function of time at the associated nodes labeled in the schematic diagram of FIG. 9. Signal A illustrates a typical turn-on transient of a power supply of a computer or computer appliance. With computers comprising low cost switching power supplies that operate with the power consumption of hundred of watts, this time is typically 5 msecs. This time and the actual profile vary significantly based on the design and individual system tolerances. It is expected that as power supplies continue to become more efficient and faster, the switching frequencies will increase causing a shorter turn on profile. The present embodiment does not rely on any specified time or wave shape for the turn on profile.
  • [0070]
    Further, Signal B depicts the voltage waveform input to U1 as generated by Signal A (power supply sense input) charging the Cl with time constant R4C1. The Schmidt trigger U1 provides threshold hysteresis, affording a higher level of nose immunity. It is to be noted that U1 is not a necessary component of the invention.
  • [0071]
    Signal C is the output of the Schmidt trigger inverter U1, and Signal D is the output as processed the differentiator circuit 1072. Signal D is input to the Schmidt AND gate U2 to generate the boot-device-reset signal 1030 as illustrated Signal E. Signal D is also input to the Schmidt inverter U5, which outputs Signal K. Signal K is input to S/R flip-flop U6 which then sets the indicator cold-boot-flag 1040 shown as Signal L. The complementary output indicator warm-boot-flag 1050 is simultaneously negated as shown Signal M.
  • [0072]
    The system-reset signal 410/415 and commanded-warm-boot-reset-request signal 760 are shown disabled by the removal of jumpers J2 and J4, respectively. Both requests are shown active low and Signals F OR G show individual requests. The Schmidt AND gate U3 logically ORs the request and generates Signal H as an input to the rising edge differentiator circuit 1074. The output of the differentiator circuit 1074, Signal I, is the input to Schmidt inverter U4 which generates signal J that is input to both U2 and U6.
  • [0073]
    A boot-device-reset signal 1030 is then generated and the S/R flip-flop U6 is set to the cold-boot-flag 1050 as indicated by Signal M. As before, the use of Schmidt function provides additional noise margin through the logic's hysterisis and is optional to all logic functions in the present invention.
  • [0074]
    [0074]FIG. 11 is a block diagram of a boot management system according to an embodiment of present invention utilizing a local non-volatile storage device and volatile logic device. A boot storage device 700 stores an operating system and/or application programs, which are to be loaded upon system initialization. The boot storage device 700 may comprise any mass storage device. An optional interface 710 operatively connects the boot storage device 700 to a boot device storage adapter 770 (although the boot storage device may be directly connected to a computer, computer appliance, processor, etc). The boot device storage adapter 770 comprises a volatile logic device 730 that is implemented to access the boot storage device 700 and/or process operation of the boot storage device 700. The boot device storage adapter 770 further comprises a non-volatile logic device 736,which stores the logic program for the volatile logic device 730. As indicated above with reference to FIG. 5, a boot management circuit 1070 (incorporating one embodiment of the present invention) receives boot requests from a power-supply-monitoring signal 400, an optional system-cold-boot-reset-request signal 740, a commanded-warm-boot-reset-request signal 760, (optionally) a legacy system-reset signal 410/415, and (optionally) an expansionbus-reset signal 750.
  • [0075]
    Advantageously, as indicated above, the boot management circuit 1070 ensures that the volatile logic device 730 is preprogrammed and operational prior to a request from the external adapter/bridge 340 (or the PC/appliance itself) to access, or receive data from the boot storage device 700. It is to be appreciated that as explained above, the boot management circuit 1070 is readily backwards compatible with legacy systems because the boot management processes and converts boot signals of legacy systems into signals that are used for implementing the booting techniques described herein. It is to be further appreciated that the methods and systems described herein may be implemented in legacy free systems.
  • [0076]
    The volatile logic device 730 may utilize a conventional self-loading mechanism to load its associated logic code in response to a control signal from the boot management circuit Alternatively, the logic code for the volatile logic device can be loaded by means of external logic circuitry. It should be noted that within the current art, boot storage devices may be addressed as memory or mass storage devices. Further, the access to the boot storage device 700 may be as a slave or the device 700 may be a master initiating the transfer itself.
  • [0077]
    Further it should be noted that in FIG. 11 the power-supply-monitoring-signal 400 is shown operatively sensing one or more voltages from the expansion bus as is typical in legacy implementations. This signal may also be coupled to the power supply as in non-legacy implementations.
  • [0078]
    [0078]FIG. 12 is a block diagram of a boot management system according to another embodiment of the present invention, wherein a boot device storage adapter 771 comprises a digital signal processor or any other processor 1320 and (optionally) a RAM 1330. In this embodiment, the non-volatile memory device 736 may store the program(s) for the volatile logic device 730 and the programs for the digital signal processor(s) 1320. Also, the digital signal processor 1320, volatile logic device 730, and non-volatile memory device 736 and RAM 1330 may be operatively connected to the volatile logic device 730 via a common bus structure 1340 (although they may be connected via dedicated pathways, or any combination of dedicated and common buses). The non-volatile memory 736 may be contained within the digital signal processor 1320 or any other element of the current embodiment, i.e., the volatile logic device 730 itself, bus adapter 340, or frontside bus 395. To load the volatile logic device 730, the device 730 may utilize a conventional self-loading mechanism, external logic circuitry, or the digital signal processor 1320 via a common or dedicated pathway.
  • [0079]
    [0079]FIG. 13 is a block diagram of a boot management system according to another embodiment of the present invention. The system includes of one or more non-volatile devices 795, 785, 796 that are remotely located from the boot device adapter 772.. For example, as specifically illustrated in FIG. 13, a non-volatile memory device 795 may be remotely located on the external expansion bus 330 of the expansion bus adapter 340. In addition to, or alternatively, a non-volatile memory device 785 may be remotely located on the local or frontend bus 395. It is to be appreciated that a non-volatile memory device 795 and/or 785 may be located in multiple locations either in part, or in whole, and each non-volatile memory device 795 and/or 785 may be dedicated to the programmable logic device 730 or shared for other functions. Further, it is to be appreciated that the non-volatile logic code may be located within the boot storage device itself 796 and bootstrap loaded into the volatile logic device 730. In this embodiment, the boot device 700 may be utilized to load the appropriate programming code into a programmable logic device 730 located in the boot device adapter 772, or a programmable logic device located in the boot device 700 itself, or in the PC or computer appliance.
  • [0080]
    [0080]FIG. 14 is a block diagram of a boot management system according to another embodiment of the present invention. The architecture of the boot device storage adapter 773 comprises a digital signal processor 1320 (or other processor) having a dedicated input/output bus 1350 that is utilized for programmable device loading. The addition of one or more digital signal processors 1320 or other processor is utilized on the boot storage device adapter 773 with optional RAM 1330. The non-volatile memory device 736 may store both the volatile logic device program, and programs for the for the digital signal processor(s) 1320.
  • [0081]
    A dedicated pathway 1350 (parallel programming bus) is shown between the digital signal processor(s) 1320 to the volatile logic device 730, which may be used for express loading the volatile logic device 730. A common bus 1340 is utilized for accessing the non-volatile memory device 736. In the case of a DSP 1320, bus 1340 is often referred to as the main bus and bus 1350 the I/O or expansion bus. In this embodiment, any combination of dedicated/common busses is permissible, depending on the application. Further, the digital signal processor 1320 may share the dedicated input/output bus 1350 for any purpose including special purpose functions. For example, the Texas Instruments C62x and C64x family of digital signal processors has a dedicated bus for connection to one or more industry standard T1/E1 telecommunications ports. The signals transmitted on bus 1350 in their current format, or when enabled for general purpose I/O, may be utilized for programming the non-volatile memory device 736. Indeed, both data and strobe signals may be generated along with feedback for reading programming status as required. By using any suitable multiplexing techniques, the port may also be used for T1/E1 functions, thereby saving logic and cost.
  • [0082]
    A translation software program may be utilized to orient the logic program for optimal storage and access in the non-volatile memory device 736, thereby saving processor cycles and minimizing the time for programming the volatile logic device 730. The translation program precomputes the optimal storage patterns for the volatile logic program. The non-volatile memory device 736 may be stored in the digital signal processor 1320, or any other element such as the volatile logic device 730, bus adapter 340 located on frontside bus 395.
  • [0083]
    [0083]FIG. 15 is a block diagram of a boot management system according to another embodiment of the present invention comprising a boot storage device adapter 774 comprising a plurality of programmable volatile logic devices 1350, 1360. The non-volatile memory device 736 may be utilized to store the programs of one or more volatile memory devices 1350, 1360. It should be noted that although two volatile memory devices are shown, the system may employ more than two volatile memory devices. In addition, although one non-volatile memory device 736 is shown, the system may comprise a plurality of non-volatile memory devices.
  • [0084]
    [0084]FIG. 16 is a block diagram of a computer initialization system according to another embodiment of the present invention comprising a boot storage device adapter 775 comprising a plurality of volatile logic devices and digital signal processors (or other processors). Here, separate independent dedicated pathways are utilized to load volatile logic devices. Additionally, the outputs of the boot management circuit 1070 are shown for use with other elements of the computer or appliance.
  • [0085]
    As shown in FIGS. 11-16, the non-volatile logic device 736 may be either self-loading or loaded by an external logic device. For example, in FIG. 11, the non-volatile logic device 736 is connected to the volatile logic device 730, which allows the volatile logic device 730 to optionally be self-loading. In FIG. 12, for example, the non-volatile memory device 736 is connected to the DSP 1320 and the volatile logic device 730 has the option of being loaded by the DSP or being self-loaded.
  • [0086]
    Although illustrative embodiments have been described herein with reference to the accompanying drawings, it is to be understood that the present invention is not limited to those precise embodiments, and that various other changes and modifications may be affected therein by one skilled in the art without departing from the scope or spirit of the invention. All such changes and modifications are intended to be included within the scope of the invention as defined by the appended claims.

Claims (31)

What is claimed is:
1. A method for initializing a computer system, comprising the steps of:
sensing a command signal to boot the computer system;
generating a first control signal to initialize a boot process;
generating a second control signal to initialize a programmable logic device prior to completion of the initialization of the boot process; and
booting the computer system using the initialized programmable logic device.
2. The method of
claim 1
, wherein the second control signal causes the programmable logic device to self-load logic code from a memory device.
3. The method of
claim 1
, wherein the second control signal causes a logic device to load logic code into the programmable logic device.
4. The method of
claim 1
, further comprising the step of sensing power to ensure power stability prior to generating the second control signal.
5. The method of
claim 1
wherein the method steps are performed by a boot management circuit that manages the boot process.
6. The method of
claim 1
, further comprising the steps of generating a third control signal to indicate the type of boot process commanded.
7. The method of
claim 6
, wherein the type of boot process comprises one of a cold boot and a warm boot.
8. A program storage device readable by a machine, tangibly embodying a program of instructions executable by the machine to perform method steps for initializing a computer system, the method steps comprising:
sensing a command signal to boot the computer system;
generating a first control signal to initialize a boot process;
generating a second control signal to initialize a programmable logic device prior to completion of the initialization of the boot process; and
booting the computer system using the initialized programmable logic device.
9. The program storage device of
claim 8
, wherein the second control signal causes the programmable logic device to self-load logic code from a memory device.
10. The program storage device of
claim 8
, wherein the second control signal causes a logic device to load logic code into the programmable logic device.
11. The program storage device of
claim 8
, further comprising instructions for sensing power to ensure power stability prior to generating the second control signal.
12. The program storage device of
claim 8
, further comprising instructions for generating a third control signal to indicate the type of boot process commanded.
13. The program storage device of
claim 12
, wherein the type of boot process comprises one of a cold boot and a warm boot.
14. A circuit for managing initialization of a computer system, comprising:
a first sense circuit for sensing power-up and ensuring power stability;
a second sense circuit for sensing a command signal to boot the computer system;
a control circuit for generating a control signal in response to sensing of a command signal, to initialize a programmable logic device in advance of a boot process; and
a state machine for outputting a flag indicative of the type of the type of boot process commanded.
15. The circuit of
claim 14
, further comprising a first waveshaping circuit, operatively coupled to the first sense circuit, for generating a first pulse signal that is utilized to generate the control signal in response to a cold boot command.
16. The circuit of
claim 15
, wherein the first waveshaping circuit comprises a falling edge differentiator circuit.
17. The circuit of
claim 14
, further comprising a second waveshaping circuit, operatively coupled to the second sense circuit, for generating a second pulse signal that is utilized to generate the control signal in response to a warn boot command.
18. The circuit of
claim 17
, wherein the second waveshaping circuit comprises a rising edge differentiator circuit.
19. A system for initializing a computer, comprising:
a boot storage device for storing initialization program code for initializing a computer during a boot process; and
a boot device adapter, operatively interfaced with the boot storage device, for accessing the initialization program code from the boot storage device in response to a request from the computer system; wherein the boot device adapter comprises:
a programmable logic device; and
a boot control circuit for generating a control signal to initialize the programmable logic device in advance of the boot process.
20. The system of
claim 19
, further comprising a memory device for storing logic code associated with the programmable logic device.
21. The system of
claim 20
, wherein the memory device resides in one of the boot device adapter, the computer system and both.
22. The system of
claim 20
, wherein the programmable logic device self-loads the logic code from the memory device in response to the control signal.
23. The system of
claim 22
, wherein the logic code comprises non-volatile logic code residing in memory on the boot storage device.
24. The system of
claim 19
, further comprising a digital signal processor (DSP) that initializes the programmable logic device in response to the control signal.
25. The system of
claim 24
, wherein the boot control circuit comprises a state machine that outputs a flag signal indicative of the type of boot process commanded.
26. The system of
claim 24
, wherein the DSP processes the flag signal to determine whether to re-initialize the programmable logic device, if the flag signal indicates a warm boot process.
27. The system of
claim 24
, wherein the DSP resides on the boot device adapter.
28. The system of
claim 24
, wherein the DSP is operatively connected to the programmable logic device through a dedicated bus of the DSP.
29. The system of
claim 28
, wherein the dedicated bus comprises a communications port.
30. The system of
claim 24
, wherein the DSP retrieves logic code associated with the programmable logic device from a memory device residing on the boot device adapter.
31. The system of
claim 30
, wherein the memory device stores logic code associated with the DSP.
US09775897 2000-02-03 2001-02-02 Systems and methods for computer initialization Abandoned US20010047473A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US18011400 true 2000-02-03 2000-02-03
US09775897 US20010047473A1 (en) 2000-02-03 2001-02-02 Systems and methods for computer initialization

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09775897 US20010047473A1 (en) 2000-02-03 2001-02-02 Systems and methods for computer initialization

Publications (1)

Publication Number Publication Date
US20010047473A1 true true US20010047473A1 (en) 2001-11-29

Family

ID=22659246

Family Applications (8)

Application Number Title Priority Date Filing Date
US09776267 Active 2021-09-13 US7181608B2 (en) 2000-02-03 2001-02-02 Systems and methods for accelerated loading of operating systems and application programs
US09775905 Active 2021-10-07 US6748457B2 (en) 2000-02-03 2001-02-02 Data storewidth accelerator
US09775897 Abandoned US20010047473A1 (en) 2000-02-03 2001-02-02 Systems and methods for computer initialization
US11551204 Active 2021-11-15 US8090936B2 (en) 2000-02-03 2006-10-19 Systems and methods for accelerated loading of operating systems and application programs
US11551211 Active 2021-08-11 US8112619B2 (en) 2000-02-03 2006-10-19 Systems and methods for accelerated loading of operating systems and application programs
US13118122 Active US8880862B2 (en) 2000-02-03 2011-05-27 Systems and methods for accelerated loading of operating systems and application programs
US13482800 Abandoned US20120239921A1 (en) 2000-02-03 2012-05-29 Data Storewidth Accelerator
US14530974 Active 2021-07-09 US9792128B2 (en) 2000-02-03 2014-11-03 System and method for electrical boot-device-reset signals

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US09776267 Active 2021-09-13 US7181608B2 (en) 2000-02-03 2001-02-02 Systems and methods for accelerated loading of operating systems and application programs
US09775905 Active 2021-10-07 US6748457B2 (en) 2000-02-03 2001-02-02 Data storewidth accelerator

Family Applications After (5)

Application Number Title Priority Date Filing Date
US11551204 Active 2021-11-15 US8090936B2 (en) 2000-02-03 2006-10-19 Systems and methods for accelerated loading of operating systems and application programs
US11551211 Active 2021-08-11 US8112619B2 (en) 2000-02-03 2006-10-19 Systems and methods for accelerated loading of operating systems and application programs
US13118122 Active US8880862B2 (en) 2000-02-03 2011-05-27 Systems and methods for accelerated loading of operating systems and application programs
US13482800 Abandoned US20120239921A1 (en) 2000-02-03 2012-05-29 Data Storewidth Accelerator
US14530974 Active 2021-07-09 US9792128B2 (en) 2000-02-03 2014-11-03 System and method for electrical boot-device-reset signals

Country Status (3)

Country Link
US (8) US7181608B2 (en)
EP (3) EP1179194A1 (en)
WO (2) WO2001057659A3 (en)

Cited By (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020016917A1 (en) * 2000-08-04 2002-02-07 Tomohiko Kitamura System integrated circuit
US20030135729A1 (en) * 2001-12-14 2003-07-17 I/O Integrity, Inc. Apparatus and meta data caching method for optimizing server startup performance
US20030133338A1 (en) * 2001-12-19 2003-07-17 Kazushige Kanda Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US20030142561A1 (en) * 2001-12-14 2003-07-31 I/O Integrity, Inc. Apparatus and caching method for optimizing server startup performance
US20030233390A1 (en) * 2002-06-17 2003-12-18 Robert Bosch Gmbh Method, real-time computation device, and initialization program for partial initialization of a computer program executable on the computation device
US20040003082A1 (en) * 2002-06-28 2004-01-01 International Business Machines Corporation System and method for prevention of boot storms in a computer network
US20040059905A1 (en) * 2002-09-19 2004-03-25 Soulier George R. Method and apparatus for short-power cycle detection
US20050096999A1 (en) * 2003-11-05 2005-05-05 Chicago Mercantile Exchange Trade engine processing of mass quote messages and resulting production of market data
US20050149938A1 (en) * 2003-12-23 2005-07-07 Samsung Electronics Co., Ltd Method of initializing multiple devices using job scheduler
WO2007012921A2 (en) * 2005-07-27 2007-02-01 Adaptec, Inc. Parity update footprints kept on disk
US20070237327A1 (en) * 2006-03-23 2007-10-11 Exegy Incorporated Method and System for High Throughput Blockwise Independent Encryption/Decryption
US20070260865A1 (en) * 2006-03-31 2007-11-08 Hon Hai Precision Industry Co., Ltd. Boot control apparatus and method
US7299346B1 (en) 2002-06-27 2007-11-20 William K. Hollis Method and apparatus to minimize computer apparatus initial program load and exit/shut down processing
US20090182683A1 (en) * 2008-01-11 2009-07-16 Exegy Incorporated Method and System for Low Latency Basket Calculation
US7714747B2 (en) 1998-12-11 2010-05-11 Realtime Data Llc Data compression systems and methods
US20100162228A1 (en) * 2007-03-14 2010-06-24 Frank Springer Operating method for an automation engineering component, and an automation engineering component
US7777651B2 (en) 2000-10-03 2010-08-17 Realtime Data Llc System and method for data feed acceleration and encryption
US7831491B2 (en) 2003-11-05 2010-11-09 Chicago Mercantile Exchange Inc. Market data message format
US20110055538A1 (en) * 2009-08-25 2011-03-03 Samsung Electronics Co., Ltd. Method and apparatus for controlling operation of booting video image reproducing apparatus
US20110184844A1 (en) * 2006-06-19 2011-07-28 Exegy Incorporated High Speed Processing of Financial Information Using FPGA Devices
US8054879B2 (en) 2001-02-13 2011-11-08 Realtime Data Llc Bandwidth sensitive data compression and decompression
US8090936B2 (en) 2000-02-03 2012-01-03 Realtime Data, Llc Systems and methods for accelerated loading of operating systems and application programs
US8275897B2 (en) 1999-03-11 2012-09-25 Realtime Data, Llc System and methods for accelerated data storage and retrieval
US8326819B2 (en) 2006-11-13 2012-12-04 Exegy Incorporated Method and system for high performance data metatagging and data indexing using coprocessors
US8504710B2 (en) 1999-03-11 2013-08-06 Realtime Data Llc System and methods for accelerated data storage and retrieval
US20130227261A1 (en) * 2012-02-24 2013-08-29 Qualcomm Incorporated System and Method For Thermally Aware Device Booting
US20130238887A1 (en) * 2010-11-29 2013-09-12 Thomson Licensing Method and device for distinguishing between cold boot and warm boot
US8620881B2 (en) 2003-05-23 2013-12-31 Ip Reservoir, Llc Intelligent data storage and processing using FPGA devices
US8692695B2 (en) 2000-10-03 2014-04-08 Realtime Data, Llc Methods for encoding and decoding data
US8762249B2 (en) 2008-12-15 2014-06-24 Ip Reservoir, Llc Method and apparatus for high-speed processing of financial market depth data
US8843408B2 (en) 2006-06-19 2014-09-23 Ip Reservoir, Llc Method and system for high speed options pricing
US9143546B2 (en) 2000-10-03 2015-09-22 Realtime Data Llc System and method for data feed acceleration and encryption
US9329873B2 (en) 2012-04-12 2016-05-03 Tencent Technology (Shenzhen) Company Limited Method and device, terminal and computer readable medium for accelerating startup of operating system
US9563381B2 (en) * 2015-01-11 2017-02-07 Storone Ltd. Method of controlling volatile memory and system thereof
US9858086B2 (en) * 2011-10-26 2018-01-02 Hewlett-Packard Development Company, L.P. Load boot data

Families Citing this family (214)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1997014093A1 (en) * 1995-10-09 1997-04-17 Hitachi, Ltd. Terminal
US9792308B2 (en) 1998-12-11 2017-10-17 Realtime Data, Llc Content estimation data compression
JP3812928B2 (en) * 1999-07-14 2006-08-23 日立コンピュータ機器株式会社 An external storage device and an information processing system
EP1085396A1 (en) 1999-09-17 2001-03-21 Hewlett-Packard Company Operation of trusted state in computing platform
US20030191876A1 (en) * 2000-02-03 2003-10-09 Fallon James J. Data storewidth accelerator
US6711558B1 (en) * 2000-04-07 2004-03-23 Washington University Associative database scanning and information retrieval
US8095508B2 (en) 2000-04-07 2012-01-10 Washington University Intelligent data storage and processing using FPGA devices
US7139743B2 (en) 2000-04-07 2006-11-21 Washington University Associative database scanning and information retrieval using FPGA devices
DE10037004B4 (en) * 2000-07-29 2004-01-15 Sms Demag Ag Rolling stand for strip-edge-oriented shifting of the intermediate rolls in a 6-roller stand
GB0020441D0 (en) * 2000-08-18 2000-10-04 Hewlett Packard Co Performance of a service on a computing platform
US7107378B1 (en) * 2000-09-01 2006-09-12 Sandisk Corporation Cooperative interconnection and operation of a non-volatile memory card and an input-output card
GB0102518D0 (en) * 2001-01-31 2001-03-21 Hewlett Packard Co Trusted operating system
GB0102516D0 (en) * 2001-01-31 2001-03-21 Hewlett Packard Co Trusted gateway system
GB0103986D0 (en) * 2001-02-17 2001-04-04 Hewlett Packard Co Secure e-mail handling using a compartmented operating system
GB0104673D0 (en) * 2001-02-23 2001-04-11 Hewlett Packard Co Method of and apparatus for ascertaining the status of a data processing environment
GB2372593B (en) * 2001-02-23 2005-05-18 Hewlett Packard Co Electronic communication
GB2372592B (en) 2001-02-23 2005-03-30 Hewlett Packard Co Information system
US20020161978A1 (en) * 2001-02-28 2002-10-31 George Apostol Multi-service system-on-chip including on-chip memory with multiple access path
US7058779B1 (en) * 2001-03-05 2006-06-06 Advanced Micro Devices, Inc. Computer system initialization via boot code stored in a non-volatile memory having an interface compatible with synchronous dynamic random access memory
WO2002073937A3 (en) * 2001-03-14 2002-11-07 Mercury Comp Systems Inc Wireless communications methods and systems for long-code and other spread spectrum waveform processing
WO2002095958A3 (en) * 2001-05-24 2003-02-20 Orton Business Ltd Compression methods for packetized sonet/sdh payloads
GB2376764B (en) * 2001-06-19 2004-12-29 Hewlett Packard Co Multiple trusted computing environments
GB2376765B (en) * 2001-06-19 2004-12-29 Hewlett Packard Co Multiple trusted computing environments with verifiable environment identities
GB0114882D0 (en) * 2001-06-19 2001-08-08 Hewlett Packard Co Performing secure and insecure computing operations in a compartmented operating system
GB0114884D0 (en) * 2001-06-19 2001-08-08 Hewlett Packard Co Renting a computing environment on a trusted computing platform
GB0114898D0 (en) * 2001-06-19 2001-08-08 Hewlett Packard Co Interaction with electronic services and markets
GB2376763B (en) 2001-06-19 2004-12-15 Hewlett Packard Co Demonstrating integrity of a compartment of a compartmented operating system
GB0118455D0 (en) * 2001-07-27 2001-09-19 Hewlett Packard Co Audit privacy
US7418344B2 (en) * 2001-08-02 2008-08-26 Sandisk Corporation Removable computer with mass storage
US7035965B2 (en) * 2001-08-30 2006-04-25 Micron Technology, Inc. Flash memory with data decompression
US7716330B2 (en) * 2001-10-19 2010-05-11 Global Velocity, Inc. System and method for controlling transmission of data packets over an information network
US20090006659A1 (en) * 2001-10-19 2009-01-01 Collins Jack M Advanced mezzanine card for digital network data inspection
US7350206B2 (en) * 2001-11-05 2008-03-25 Hewlett-Packard Development Company, L.P. Method to reduce provisioning time in shared storage systems by preemptive copying of images
GB2382419B (en) * 2001-11-22 2005-12-14 * Hewlett-Packard Company Apparatus and method for creating a trusted environment
US20050132344A1 (en) * 2002-01-18 2005-06-16 Martin Vorbach Method of compilation
EP1540448A2 (en) * 2002-04-08 2005-06-15 Socket Communications, Inc. Wireless enabled memory module
US7603406B2 (en) * 2002-07-25 2009-10-13 Sony Corporation System and method for wireless software download and remote transaction settlement
US7711844B2 (en) * 2002-08-15 2010-05-04 Washington University Of St. Louis TCP-splitter: reliable packet monitoring methods and apparatus for high speed networks
JP3979226B2 (en) * 2002-08-23 2007-09-19 ソニー株式会社 Recording and reproducing apparatus, a recording control method, recording medium, and program
US6795880B2 (en) * 2002-11-05 2004-09-21 Sbc Technology Resources, Inc. System and method for processing high speed data
US7367503B2 (en) * 2002-11-13 2008-05-06 Sandisk Corporation Universal non-volatile memory card used with various different standard cards containing a memory controller
US8037229B2 (en) 2002-11-21 2011-10-11 Sandisk Technologies Inc. Combination non-volatile memory and input-output card with direct memory access
US20050055479A1 (en) * 2002-11-21 2005-03-10 Aviad Zer Multi-module circuit card with inter-module direct memory access
US7107369B2 (en) * 2002-12-19 2006-09-12 Intel Corporation Connecting storage devices to a processor-based device
US20040128627A1 (en) * 2002-12-27 2004-07-01 Zayas Fernando A. Methods implementing multiple interfaces for a storage device using a single ASIC
US7234159B1 (en) 2003-01-07 2007-06-19 Altera Corporation Method and apparatus for controlling evaluation of protected intellectual property in hardware
KR100737044B1 (en) * 2003-04-17 2007-07-09 마츠시타 덴끼 산교 가부시키가이샤 Start time reduction device and electronic device
US7305535B2 (en) 2003-04-17 2007-12-04 Sandisk Corporation Memory cards including a standard security function
US7607000B1 (en) * 2003-05-13 2009-10-20 Apple Inc. Method for booting an operating system
US7243245B2 (en) 2003-06-20 2007-07-10 International Business Machines Corporation Method and system for performing automatic startup application launch elimination
US7119808B2 (en) * 2003-07-15 2006-10-10 Alienware Labs Corp. Multiple parallel processor computer graphics system
US20080211816A1 (en) * 2003-07-15 2008-09-04 Alienware Labs. Corp. Multiple parallel processor computer graphics system
US20050021922A1 (en) * 2003-07-22 2005-01-27 Munguia Peter R. Programmable chip select
JP2005084898A (en) * 2003-09-08 2005-03-31 Brother Ind Ltd Print data processing system and program for this system
US7782325B2 (en) * 2003-10-22 2010-08-24 Alienware Labs Corporation Motherboard for supporting multiple graphics cards
US7216222B2 (en) * 2003-10-30 2007-05-08 Texas Memory Systems, Inc. System and method for writing data from a storage means to a memory module in a solid state disk system
KR100524076B1 (en) * 2003-11-13 2005-10-26 삼성전자주식회사 Apparatus for compressing and decompressing of data
US7209995B2 (en) 2003-12-09 2007-04-24 Sandisk Corporation Efficient connection between modules of removable electronic circuit cards
CN100520751C (en) * 2004-01-13 2009-07-29 精工电子有限公司;沃达方株式会社 Memory interface device, memory interface method, and modem device
US20050154847A1 (en) * 2004-01-14 2005-07-14 Elipsan Limited Mirrored data storage system
DE102004004796B4 (en) * 2004-01-30 2007-11-29 Infineon Technologies Ag Device for transmitting data between memories
US7136973B2 (en) * 2004-02-04 2006-11-14 Sandisk Corporation Dual media storage device
US7127549B2 (en) * 2004-02-04 2006-10-24 Sandisk Corporation Disk acceleration using first and second storage devices
US7602785B2 (en) * 2004-02-09 2009-10-13 Washington University Method and system for performing longest prefix matching for network address lookup using bloom filters
KR100658918B1 (en) * 2004-03-29 2006-12-15 주식회사 팬택앤큐리텔 Apparatus and method for initialization of system global variables using block input/output command
US7159044B2 (en) * 2004-04-16 2007-01-02 Eagle Broadband, Inc. Input/output device disable control for PC-based consumer electronics device
US8230095B2 (en) 2004-05-07 2012-07-24 Wyse Technology, Inc. System and method for integrated on-demand delivery of operating system and applications
US7433813B1 (en) 2004-05-20 2008-10-07 Xilinx, Inc. Embedding a co-simulated hardware object in an event-driven simulator
US7284225B1 (en) * 2004-05-20 2007-10-16 Xilinx, Inc. Embedding a hardware object in an application system
US7502954B1 (en) * 2004-05-26 2009-03-10 Emc Corporation High availability data storage system
US20050283550A1 (en) * 2004-06-18 2005-12-22 Honeywell International Inc. Method and architecture of a coupling system for microprocessors and logic devices
US20060031669A1 (en) * 2004-08-06 2006-02-09 Via Technologies Inc. Boot method and system
CA2577891A1 (en) * 2004-08-24 2006-03-02 Washington University Methods and systems for content detection in a reconfigurable hardware
US20060064684A1 (en) * 2004-09-22 2006-03-23 Royer Robert J Jr Method, apparatus and system to accelerate launch performance through automated application pinning
US7522840B2 (en) * 2004-10-29 2009-04-21 Finisar Corporation Adjustable boot speed in an optical transceiver
JP3963470B2 (en) * 2004-11-09 2007-08-22 株式会社東芝 Method of controlling a mobile terminal and the terminal
US9104315B2 (en) 2005-02-04 2015-08-11 Sandisk Technologies Inc. Systems and methods for a mass data storage system having a file-based interface to a host and a non-file-based interface to secondary storage
JP2008532177A (en) 2005-03-03 2008-08-14 ワシントン ユニヴァーシティー Method and apparatus for performing a biological sequence similarity search
US8539587B2 (en) 2005-03-22 2013-09-17 Hewlett-Packard Development Company, L.P. Methods, devices and data structures for trusted data
JP4338664B2 (en) * 2005-03-30 2009-10-07 富士フイルム株式会社 Image display control method, an image display control program, the image data recording method, an image data recording program
US20070011200A1 (en) * 2005-07-06 2007-01-11 Lg Electronics Inc. Operating auxiliary apparatus
US7627733B2 (en) * 2005-08-03 2009-12-01 Sandisk Corporation Method and system for dual mode access for storage devices
US8225231B2 (en) 2005-08-30 2012-07-17 Microsoft Corporation Aggregation of PC settings
US7280052B2 (en) * 2005-09-30 2007-10-09 Intel Corporation Apparatus, system, and method of data compression
US8352718B1 (en) * 2005-11-29 2013-01-08 American Megatrends, Inc. Method, system, and computer-readable medium for expediting initialization of computing systems
US7702629B2 (en) 2005-12-02 2010-04-20 Exegy Incorporated Method and device for high performance regular expression pattern matching
US8898652B2 (en) * 2006-03-23 2014-11-25 Microsoft Corporation Cache metadata for accelerating software transactional memory
US8813052B2 (en) * 2005-12-07 2014-08-19 Microsoft Corporation Cache metadata for implementing bounded transactional memory
US7769978B2 (en) 2005-12-21 2010-08-03 Sandisk Corporation Method and system for accessing non-volatile storage devices
US7747837B2 (en) 2005-12-21 2010-06-29 Sandisk Corporation Method and system for accessing non-volatile storage devices
US7793068B2 (en) 2005-12-21 2010-09-07 Sandisk Corporation Dual mode access for non-volatile storage devices
US7606945B2 (en) * 2006-01-04 2009-10-20 Broadcom Corporation Method and apparatus for dynamically configuring hardware resources by a generic CPU management interface
US7954114B2 (en) 2006-01-26 2011-05-31 Exegy Incorporated Firmware socket module for FPGA-based pipeline processing
US8171251B2 (en) * 2006-03-16 2012-05-01 Sandisk Il Ltd. Data storage management method and device
US7613913B2 (en) * 2006-03-21 2009-11-03 Silicon Laboratories Inc. Digital architecture using one-time programmable (OTP) memory
US7636703B2 (en) * 2006-05-02 2009-12-22 Exegy Incorporated Method and apparatus for approximate pattern matching
JP4490392B2 (en) * 2006-05-30 2010-06-23 富士通マイクロエレクトロニクス株式会社 Reconfigurable integrated circuit device to automatically construct an initialization circuit
US20080086274A1 (en) * 2006-08-10 2008-04-10 Chamberlain Roger D Method and Apparatus for Protein Sequence Alignment Using FPGA Devices
KR100809961B1 (en) * 2006-08-29 2008-03-07 삼성전자주식회사 Apparatus for data processing and method for processing data
JP4422136B2 (en) * 2006-10-06 2010-02-24 Necインフロンティア株式会社 Memory device and starting method
WO2008063162A3 (en) * 2006-10-31 2009-04-23 Digi Flicks International Inc Digital storage memory module apparatus and method
US7660793B2 (en) 2006-11-13 2010-02-09 Exegy Incorporated Method and system for high performance integration, processing and searching of structured and unstructured data using coprocessors
JP5100133B2 (en) * 2007-01-19 2012-12-19 株式会社東芝 The information processing apparatus
US20080209198A1 (en) * 2007-02-26 2008-08-28 Majni Timothy W Boot Acceleration For Computer Systems
US8095816B1 (en) 2007-04-05 2012-01-10 Marvell International Ltd. Processor management using a buffer
US8443187B1 (en) 2007-04-12 2013-05-14 Marvell International Ltd. Authentication of computing devices in server based on mapping between port identifier and MAC address that allows actions-per-group instead of just actions-per-single device
US7899987B2 (en) * 2007-05-15 2011-03-01 Sandisk Il Ltd. File storage in a computer system with diverse storage media
US8166212B2 (en) * 2007-06-26 2012-04-24 Xerox Corporation Predictive DMA data transfer
US8176253B2 (en) * 2007-06-27 2012-05-08 Microsoft Corporation Leveraging transactional memory hardware to accelerate virtualization and emulation
US8266387B2 (en) * 2007-06-27 2012-09-11 Microsoft Corporation Leveraging transactional memory hardware to accelerate virtualization emulation
US9043553B2 (en) 2007-06-27 2015-05-26 Microsoft Technology Licensing, Llc Leveraging transactional memory hardware to accelerate virtualization and emulation
US8321706B2 (en) 2007-07-23 2012-11-27 Marvell World Trade Ltd. USB self-idling techniques
US7739440B2 (en) * 2007-08-16 2010-06-15 Texas Instruments Incorporated ATA HDD interface for personal media player with increased data transfer throughput
US8879727B2 (en) 2007-08-31 2014-11-04 Ip Reservoir, Llc Method and apparatus for hardware-accelerated encryption/decryption
DE102007044199A1 (en) * 2007-09-17 2009-04-02 Fujitsu Siemens Computers Gmbh Control unit for a mass storage device and method for providing data for a startup process of a computer
DE102007045987A1 (en) * 2007-09-26 2009-04-02 Continental Automotive Gmbh Mobile data processing system operating method for use in motor vehicle, involves loading decompression program into memory, and using decompression program by digital signal processor core for decompressing program code
US7971051B2 (en) * 2007-09-27 2011-06-28 Fujitsu Limited FPGA configuration protection and control using hardware watchdog timer
US7916728B1 (en) 2007-09-28 2011-03-29 F5 Networks, Inc. Lockless atomic table update
JP4389990B2 (en) * 2007-10-05 2009-12-24 トヨタ自動車株式会社 A control device for a vehicle drive unit
US8171309B1 (en) 2007-11-16 2012-05-01 Marvell International Ltd. Secure memory controlled access
US20090161568A1 (en) * 2007-12-21 2009-06-25 Charles Kastner TCP data reassembly
US8082433B1 (en) 2008-02-12 2011-12-20 Western Digital Technologies, Inc. Disk drive employing boot disk space to expedite the boot operation for a host computer
US7900037B1 (en) 2008-02-12 2011-03-01 Western Digital Technologies, Inc. Disk drive maintaining multiple logs to expedite boot operation for a host computer
JP4795378B2 (en) * 2008-04-01 2011-10-19 レノボ・シンガポール・プライベート・リミテッド Computer and boot method
US8374986B2 (en) * 2008-05-15 2013-02-12 Exegy Incorporated Method and system for accelerated stream processing
JP2009290389A (en) * 2008-05-28 2009-12-10 Hitachi Ltd Image processing apparatus
US8306036B1 (en) 2008-06-20 2012-11-06 F5 Networks, Inc. Methods and systems for hierarchical resource allocation through bookmark allocation
KR101383573B1 (en) * 2008-08-01 2014-04-09 삼성전자주식회사 Electronic apparatus and web-information providing method thereof
US8769681B1 (en) 2008-08-11 2014-07-01 F5 Networks, Inc. Methods and system for DMA based distributed denial of service protection
US8510560B1 (en) 2008-08-20 2013-08-13 Marvell International Ltd. Efficient key establishment for wireless networks
CN102160035A (en) * 2008-09-18 2011-08-17 马维尔国际贸易有限公司 Preloading applications onto memory at least partially during boot up
US7844766B1 (en) * 2008-10-03 2010-11-30 XETA Technologies, Inc. System and method for location specific computer enabled services/monitoring
US8219741B2 (en) * 2008-10-24 2012-07-10 Microsoft Corporation Hardware and operating system support for persistent memory on a memory bus
US8447884B1 (en) 2008-12-01 2013-05-21 F5 Networks, Inc. Methods for mapping virtual addresses to physical addresses in a network device and systems thereof
JP5565778B2 (en) * 2009-01-05 2014-08-06 マーベル ワールド トレード リミテッド Hibernate or suspend method and system utilizing a non-volatile memory device
US8880632B1 (en) 2009-01-16 2014-11-04 F5 Networks, Inc. Method and apparatus for performing multiple DMA channel based network quality of service
US8880696B1 (en) 2009-01-16 2014-11-04 F5 Networks, Inc. Methods for sharing bandwidth across a packetized bus and systems thereof
US8112491B1 (en) 2009-01-16 2012-02-07 F5 Networks, Inc. Methods and systems for providing direct DMA
US9152483B2 (en) 2009-01-16 2015-10-06 F5 Networks, Inc. Network devices with multiple fully isolated and independently resettable direct memory access channels and methods thereof
US8103809B1 (en) 2009-01-16 2012-01-24 F5 Networks, Inc. Network devices with multiple direct memory access channels and methods thereof
US20100202468A1 (en) * 2009-02-09 2010-08-12 Prolific Technology Inc. Bridge, data compressing method thereof and computer system applying the same
US8230208B2 (en) * 2009-04-20 2012-07-24 Intel Corporation Booting an operating system of a system using a read ahead technique
US8533445B2 (en) * 2009-04-21 2013-09-10 Hewlett-Packard Development Company, L.P. Disabling a feature that prevents access to persistent secondary storage
US20110004728A1 (en) * 2009-07-02 2011-01-06 Ocz Technology Group, Inc. On-device data compression for non-volatile memory-based mass storage devices
US9313047B2 (en) 2009-11-06 2016-04-12 F5 Networks, Inc. Handling high throughput and low latency network data packets in a traffic management device
US8738880B2 (en) 2010-08-17 2014-05-27 International Business Machines Corporation Throttling storage initialization for data destage
US8719559B2 (en) 2010-10-13 2014-05-06 International Business Machines Corporation Memory tagging and preservation during a hot upgrade
US9032194B2 (en) 2010-12-06 2015-05-12 Microsoft Technology Licensing, Llc Fast computer startup
US8543849B2 (en) 2010-12-06 2013-09-24 Microsoft Corporation Fast computer startup
US8788798B2 (en) 2010-12-06 2014-07-22 Microsoft Corporation Fast computer startup
US20120159395A1 (en) 2010-12-20 2012-06-21 Microsoft Corporation Application-launching interface for multiple modes
US8612874B2 (en) 2010-12-23 2013-12-17 Microsoft Corporation Presenting an application change through a tile
US8689123B2 (en) 2010-12-23 2014-04-01 Microsoft Corporation Application reporting in an application-selectable user interface
US9423951B2 (en) 2010-12-31 2016-08-23 Microsoft Technology Licensing, Llc Content-based snap point
CN102122530B (en) * 2011-01-20 2016-12-07 北京百卓网络技术有限公司 A system and method for programming a flash memory
US9405668B1 (en) 2011-02-15 2016-08-02 Western Digital Technologies, Inc. Data storage device initialization information accessed by searching for pointer information
US9383917B2 (en) 2011-03-28 2016-07-05 Microsoft Technology Licensing, Llc Predictive tiling
JP2012216108A (en) * 2011-04-01 2012-11-08 Nec Corp Information processing apparatus and program transfer method
US8893033B2 (en) 2011-05-27 2014-11-18 Microsoft Corporation Application notifications
US9658766B2 (en) 2011-05-27 2017-05-23 Microsoft Technology Licensing, Llc Edge gesture
US9104440B2 (en) 2011-05-27 2015-08-11 Microsoft Technology Licensing, Llc Multi-application environment
US9158445B2 (en) 2011-05-27 2015-10-13 Microsoft Technology Licensing, Llc Managing an immersive interface in a multi-application immersive environment
US9104307B2 (en) 2011-05-27 2015-08-11 Microsoft Technology Licensing, Llc Multi-application environment
US8707018B1 (en) * 2011-06-28 2014-04-22 Emc Corporation Managing initialization of file systems
US9286079B1 (en) * 2011-06-30 2016-03-15 Western Digital Technologies, Inc. Cache optimization of a data storage device based on progress of boot commands
US9141394B2 (en) 2011-07-29 2015-09-22 Marvell World Trade Ltd. Switching between processor cache and random-access memory
US20130057587A1 (en) 2011-09-01 2013-03-07 Microsoft Corporation Arranging tiles
US9557909B2 (en) 2011-09-09 2017-01-31 Microsoft Technology Licensing, Llc Semantic zoom linguistic helpers
US8922575B2 (en) * 2011-09-09 2014-12-30 Microsoft Corporation Tile cache
US8933952B2 (en) 2011-09-10 2015-01-13 Microsoft Corporation Pre-rendering new content for an application-selectable user interface
US9244802B2 (en) 2011-09-10 2016-01-26 Microsoft Technology Licensing, Llc Resource user interface
US9146670B2 (en) 2011-09-10 2015-09-29 Microsoft Technology Licensing, Llc Progressively indicating new content in an application-selectable user interface
DE102011084280A1 (en) * 2011-10-11 2013-04-11 Siemens Aktiengesellschaft Computer system and method
US20130103907A1 (en) * 2011-10-19 2013-04-25 Sony Corporation Memory management device, memory management method, control program, and recording medium
US9436629B2 (en) 2011-11-15 2016-09-06 Marvell World Trade Ltd. Dynamic boot image streaming
US20130128947A1 (en) * 2011-11-18 2013-05-23 At&T Intellectual Property I, L.P. System and method for automatically selecting encoding/decoding for streaming media
US9047243B2 (en) 2011-12-14 2015-06-02 Ip Reservoir, Llc Method and apparatus for low latency data distribution
US9223472B2 (en) 2011-12-22 2015-12-29 Microsoft Technology Licensing, Llc Closing applications
US9423983B2 (en) * 2012-01-19 2016-08-23 Syncsort Incorporated Intelligent storage controller
US9036822B1 (en) 2012-02-15 2015-05-19 F5 Networks, Inc. Methods for managing user information and devices thereof
US8806085B2 (en) * 2012-08-09 2014-08-12 Ge Intelligent Platforms, Inc. Application specific integrated circuit (ASIC) disposed in input/output module connectable to programmable logic controller (PLC) based systems having plurality of connection paths
US9633093B2 (en) 2012-10-23 2017-04-25 Ip Reservoir, Llc Method and apparatus for accelerated format translation of data in a delimited data format
US9633097B2 (en) 2012-10-23 2017-04-25 Ip Reservoir, Llc Method and apparatus for record pivoting to accelerate processing of data fields
US9465621B2 (en) * 2012-12-17 2016-10-11 Itron, Inc. Priority activation of metrology driver in boot sequence
US9043923B2 (en) 2012-12-27 2015-05-26 Empire Technology Development Llc Virtual machine monitor (VMM) extension for time shared accelerator management and side-channel vulnerability prevention
US9270602B1 (en) 2012-12-31 2016-02-23 F5 Networks, Inc. Transmit rate pacing of large network traffic bursts to reduce jitter, buffer overrun, wasted bandwidth, and retransmissions
US9575768B1 (en) 2013-01-08 2017-02-21 Marvell International Ltd. Loading boot code from multiple memories
CN103970675A (en) * 2013-01-29 2014-08-06 Lsi公司 Rapid guide list for accelerating guide of operating system
US9335950B2 (en) 2013-03-15 2016-05-10 Western Digital Technologies, Inc. Multiple stream compression and formatting of data for data storage systems
US9448738B2 (en) 2013-03-15 2016-09-20 Western Digital Technologies, Inc. Compression and formatting of data for data storage systems
US9720698B2 (en) * 2013-05-07 2017-08-01 Insyde Software Corp. Method and device for increased boot sequence speed using a cache in non-volatile memory
US9736801B1 (en) 2013-05-20 2017-08-15 Marvell International Ltd. Methods and apparatus for synchronizing devices in a wireless data communication system
US9521635B1 (en) 2013-05-21 2016-12-13 Marvell International Ltd. Methods and apparatus for selecting a device to perform shared functionality in a deterministic and fair manner in a wireless data communication system
KR20140138457A (en) * 2013-05-24 2014-12-04 삼성전자주식회사 Apparatus and method for processing ultrasonic data
CN104239245A (en) * 2013-06-07 2014-12-24 祥硕科技股份有限公司 Electronic systems and methods of operation
US9274978B2 (en) 2013-06-10 2016-03-01 Western Digital Technologies, Inc. Migration of encrypted data for data storage systems
US9836306B2 (en) 2013-07-31 2017-12-05 Marvell World Trade Ltd. Parallelizing boot operations
US20150040113A1 (en) * 2013-08-05 2015-02-05 Harman International Industries, Incorporated Operating system replacement for in-vehicle computing system
JP5989616B2 (en) * 2013-08-30 2016-09-07 京セラドキュメントソリューションズ株式会社 Image forming apparatus and image forming method
US9864606B2 (en) 2013-09-05 2018-01-09 F5 Networks, Inc. Methods for configurable hardware logic device reloading and devices thereof
US20150089118A1 (en) * 2013-09-20 2015-03-26 Sandisk Technologies Inc. Methods, systems, and computer readable media for partition and cache restore
CN103946828B (en) * 2013-10-29 2017-02-22 华为技术有限公司 The method of data processing and data processing system
US9635024B2 (en) 2013-12-16 2017-04-25 F5 Networks, Inc. Methods for facilitating improved user authentication using persistent data and devices thereof
EP3126969A4 (en) 2014-04-04 2017-04-12 Microsoft Technology Licensing Llc Expandable application representation
WO2015156615A1 (en) * 2014-04-09 2015-10-15 Samsung Electronics Co., Ltd. Application execution method and apparatus
KR20160145650A (en) 2014-04-10 2016-12-20 마이크로소프트 테크놀로지 라이센싱, 엘엘씨 Collapsible shell cover for computing device
CN105359055A (en) 2014-04-10 2016-02-24 微软技术许可有限责任公司 Slider cover for computing device
KR20150122825A (en) * 2014-04-23 2015-11-03 에스케이하이닉스 주식회사 Memory control unit and data storage device including the same
US20150324134A1 (en) * 2014-05-12 2015-11-12 HGST Netherlands B.V. System and method for caching solid state device read request results
US9319066B2 (en) * 2014-06-26 2016-04-19 Sviral, Inc. Parallel processing of data having data dependencies for accelerating the launch and performance of operating systems and other computing applications
WO2016065568A1 (en) 2014-10-30 2016-05-06 Microsoft Technology Licensing, Llc Multi-configuration input device
US9841904B2 (en) * 2015-03-02 2017-12-12 Samsung Electronics Co., Ltd. Scalable and configurable non-volatile memory module array
US20170003981A1 (en) * 2015-07-02 2017-01-05 Sandisk Technologies Inc. Runtime data storage and/or retrieval
US20170012641A1 (en) * 2015-07-07 2017-01-12 Tidal Systems, Inc. Compression engine with consistent throughput

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6172936B2 (en) *
US5263168A (en) * 1991-06-03 1993-11-16 Motorola, Inc. Circuitry for automatically entering and terminating an initialization mode in a data processing system in response to a control signal
US5355498A (en) * 1992-02-25 1994-10-11 Sun Microsystems, Inc. Method and apparatus for booting a computer system without loading a device driver into memory
US5781767A (en) * 1993-12-03 1998-07-14 Hitachi, Ltd. Package blocking method for a storage system having a bus common to a plurality of kinds of groups of packages
US6073232A (en) * 1997-02-25 2000-06-06 International Business Machines Corporation Method for minimizing a computer's initial program load time after a system reset or a power-on using non-volatile storage
US6105130A (en) * 1997-12-23 2000-08-15 Adaptec, Inc. Method for selectively booting from a desired peripheral device
US6172936B1 (en) * 1998-05-28 2001-01-09 Fujitsu Limited Memory circuit
US6272627B1 (en) * 1998-10-30 2001-08-07 Ati International Srl Method and apparatus for booting up a computing system with enhanced graphics
US6272628B1 (en) * 1998-12-14 2001-08-07 International Business Machines Corporation Boot code verification and recovery
US6282641B1 (en) * 1998-11-18 2001-08-28 Phoenix Technologies Ltd. System for reconfiguring a boot device by swapping the logical device number of a user selected boot drive to a currently configured boot drive
US6330622B1 (en) * 1998-10-23 2001-12-11 Intel Corporation Direct processor access via an external multi-purpose interface
US6449682B1 (en) * 1999-06-18 2002-09-10 Phoenix Technologies Ltd. System and method for inserting one or more files onto mass storage
US6513113B1 (en) * 1998-06-19 2003-01-28 Ricoh Company, Ltd. Electronic instrument adapted to be selectively booted either from externally-connectable storage unit or from internal nonvolatile rewritable memory
US6539456B2 (en) * 1999-10-13 2003-03-25 Intel Corporation Hardware acceleration of boot-up utilizing a non-volatile disk cache

Family Cites Families (564)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2533264A (en) 1946-10-11 1950-12-12 Shand And Jurs Company Valve construction for gauging tapes
US2675333A (en) 1949-12-17 1954-04-13 American Pipe & Constr Co Pipe apparatus
US3490690A (en) 1964-10-26 1970-01-20 Ibm Data reduction system
US3394352A (en) 1965-07-22 1968-07-23 Electronic Image Systems Corp Method of and apparatus for code communication
US3474442A (en) 1966-10-03 1969-10-21 Xerox Corp Format generator circuit
US4021782A (en) 1974-01-07 1977-05-03 Hoerning John S Data compaction system and apparatus
US4032893A (en) 1976-01-23 1977-06-28 Sperry Rand Corporation Reconfigurable data bus
US4054951A (en) 1976-06-30 1977-10-18 International Business Machines Corporation Data expansion apparatus
US4127518A (en) 1977-06-16 1978-11-28 Coy David Howard Novel derivatives of gamma-endorphins, intermediates therefor, and compositions and methods employing said derivatives
US4302775A (en) 1978-12-15 1981-11-24 Compression Labs, Inc. Digital video compression system and methods utilizing scene adaptive coding with rate buffer feedback
US4394774A (en) 1978-12-15 1983-07-19 Compression Labs, Inc. Digital video compression system and methods utilizing scene adaptive coding with rate buffer feedback
EP0164677B1 (en) 1980-02-04 1989-10-18 Texas Instruments Incorporated Speech synthesis system
US4360840A (en) 1980-05-13 1982-11-23 Am International, Inc. Real time data compression/decompression scheme for facsimile transmission system
US4386416A (en) 1980-06-02 1983-05-31 Mostek Corporation Data compression, encryption, and in-line transmission system
US4325085A (en) 1980-06-09 1982-04-13 Digital Communications Corporation Method and apparatus for adaptive facsimile compression using a two dimensional maximum likelihood predictor
JPS57169865A (en) * 1981-04-14 1982-10-19 Fuji Xerox Co Ltd Picture information storage device
US4464650A (en) * 1981-08-10 1984-08-07 Sperry Corporation Apparatus and method for compressing data signals and restoring the compressed data signals
US4494108A (en) 1981-11-09 1985-01-15 International Business Machines Corporation Adaptive source modeling for data file compression within bounded memory
US4499499A (en) 1982-12-29 1985-02-12 International Business Machines Corporation Method for identification and compression of facsimile symbols in text processing systems
US4574351A (en) * 1983-03-03 1986-03-04 International Business Machines Corporation Apparatus for compressing and buffering data
US4814746A (en) * 1983-06-01 1989-03-21 International Business Machines Corporation Data compression method
US4558302B1 (en) 1983-06-20 1994-01-04 Unisys Corp
US4568983A (en) 1983-12-07 1986-02-04 The Mead Corporation Image data compression/decompression
US5045848A (en) 1984-04-10 1991-09-03 Fnn Method of encoding market data and transmitting by radio to a plurality of receivers
JPS60256860A (en) 1984-06-01 1985-12-18 Hitachi Ltd Logical integration circuit
GB8416496D0 (en) 1984-06-28 1984-08-01 King R A Encoding method
US4754351A (en) * 1984-08-22 1988-06-28 Maxtor Corporation Method and apparatus for controlling radial disk displacement in Winchester disk drives
US4956808A (en) 1985-01-07 1990-09-11 International Business Machines Corporation Real time data transformation and transmission overlapping device
US5128963A (en) 1985-01-31 1992-07-07 Sony Corporation 3-mode PCM/DPCM/APCM maximizing dynamic range
GB2172127B (en) 1985-03-06 1988-10-12 Ferranti Plc Data compression system
US4646061A (en) * 1985-03-13 1987-02-24 Racal Data Communications Inc. Data communication with modified Huffman coding
US4626829A (en) 1985-08-19 1986-12-02 Intelligent Storage Inc. Data compression using run length encoding and statistical encoding
US5027376A (en) * 1985-10-30 1991-06-25 Microcom Systems, Inc. Data telecommunications system and method for transmitting compressed data
US4748638A (en) 1985-10-30 1988-05-31 Microcom, Inc. Data telecommunications system and method for transmitting compressed data
US4682150A (en) 1985-12-09 1987-07-21 Ncr Corporation Data compression method and apparatus
US4745559A (en) * 1985-12-27 1988-05-17 Reuters Limited Method and system for dynamically controlling the content of a local receiver data base from a transmitted data base in an information retrieval communication network
US4750135A (en) * 1986-05-01 1988-06-07 Reuters Limited Method for dynamically creating a receiver definable local trading instrument displayable record from a remotely transmitted trading instrument common data stream
US5247646A (en) 1986-05-15 1993-09-21 Aquidneck Systems International, Inc. Compressed data optical disk storage system
US5034914A (en) 1986-05-15 1991-07-23 Aquidneck Systems International, Inc. Optical disk data storage method and apparatus with buffered interface
US5097261A (en) * 1989-11-22 1992-03-17 International Business Machines Corporation Data compression for recording on a record medium
US4730348A (en) * 1986-09-19 1988-03-08 Adaptive Computer Technologies Adaptive data compression system
US4813040A (en) 1986-10-31 1989-03-14 Futato Steven P Method and apparatus for transmitting digital data and real-time digitalized voice information over a communications channel
JPH0815263B2 (en) 1986-12-12 1996-02-14 日立コンピュータ機器株式会社 Data decompression method
US4906995A (en) * 1986-12-12 1990-03-06 Sangamo Weston, Inc. Data compression apparatus and method for data recorder
US4862167A (en) 1987-02-24 1989-08-29 Hayes Microcomputer Products, Inc. Adaptive data compression method and apparatus
JPH0549148B2 (en) 1987-03-20 1993-07-23 Ibm
US4965675A (en) 1987-05-15 1990-10-23 Canon Kabushiki Kaisha Method and apparatus for after-recording sound on a medium having pre-recorded video thereon
US4729020A (en) 1987-06-01 1988-03-01 Delta Information Systems System for formatting digital signals to be transmitted
US4866601A (en) 1987-09-24 1989-09-12 Ncr Corporation Digital data bus architecture for computer disk drive controller
US5079630A (en) 1987-10-05 1992-01-07 Intel Corporation Adaptive video compression system
US4876541A (en) 1987-10-15 1989-10-24 Data Compression Corporation Stem for dynamically compressing and decompressing electronic data
US4870415A (en) 1987-10-19 1989-09-26 Hewlett-Packard Company Data compression system with expansion protection
US4804959A (en) * 1987-11-10 1989-02-14 International Business Machines Corporation Method and apparatus using multiple codes to increase storage capacity
US4953324A (en) 1987-12-07 1990-09-04 Nova-Tech Engineering, Inc. Personnel door for a RF shielded room
US4888812A (en) 1987-12-18 1989-12-19 International Business Machines Corporation Document image processing system
US4890282A (en) 1988-03-08 1989-12-26 Network Equipment Technologies, Inc. Mixed mode compression for data transmission
US4897717A (en) 1988-03-30 1990-01-30 Starsignal, Inc. Computer-based video compression system
EP0339589A3 (en) 1988-04-28 1992-01-02 Sharp Kabushiki Kaisha Orthogonal transform coding system for image data
US4906991A (en) * 1988-04-29 1990-03-06 Xerox Corporation Textual substitution data compression with finite length search windows
US5179651A (en) * 1988-11-08 1993-01-12 Massachusetts General Hospital Apparatus for retrieval and processing of selected archived images for display at workstation terminals
US5046027A (en) 1988-11-08 1991-09-03 Massachusetts General Hospital Apparatus and method for processing and displaying images in a digital procesor based system
US5187793A (en) 1989-01-09 1993-02-16 Intel Corporation Processor with hierarchal memory and using meta-instructions for software control of loading, unloading and execution of machine instructions stored in the cache
US5126739A (en) 1989-01-13 1992-06-30 Stac Electronics Data compression apparatus and method
US5003307A (en) 1989-01-13 1991-03-26 Stac, Inc. Data compression apparatus with shift register search means
US5016009A (en) 1989-01-13 1991-05-14 Stac, Inc. Data compression apparatus and method
US5146221A (en) 1989-01-13 1992-09-08 Stac, Inc. Data compression apparatus and method
US5353132A (en) 1989-02-06 1994-10-04 Canon Kabushiki Kaisha Image processing device
US4929946A (en) * 1989-02-09 1990-05-29 Storage Technology Corporation Adaptive data compression apparatus including run length encoding for a tape drive system
US5267333A (en) 1989-02-28 1993-11-30 Sharp Kabushiki Kaisha Image compressing apparatus and image coding synthesizing method
EP0418396B1 (en) 1989-03-16 1998-06-03 Fujitsu Limited Video/audio multiplex transmission system
US5113522A (en) * 1989-05-17 1992-05-12 International Business Machines Corporation Data processing system with system resource management for itself and for an associated alien processor
CA2020084C (en) 1989-06-29 1994-10-18 Kohei Iseda Voice coding/decoding system having selected coders and entropy coders
US5065447A (en) 1989-07-05 1991-11-12 Iterated Systems, Inc. Method and apparatus for processing digital data
EP0411232B1 (en) * 1989-08-04 1995-12-27 International Business Machines Corporation Method for high-quality compression by binary text images
US5121342A (en) * 1989-08-28 1992-06-09 Network Communications Corporation Apparatus for analyzing communication networks
US5191431A (en) * 1989-08-29 1993-03-02 Canon Kabushiki Kaisha Recording apparatus having plural operating modes involving diverse signal compression rates and different apportioning of pilot signal recording area
US4988998A (en) * 1989-09-05 1991-01-29 Storage Technology Corporation Data compression system for successively applying at least two data compression methods to an input data stream
US5379757A (en) * 1990-08-28 1995-01-10 Olympus Optical Co. Ltd. Method of compressing endoscope image data based on image characteristics
US5209220A (en) * 1989-10-05 1993-05-11 Olympus Optical Co., Ltd. Endoscope image data compressing apparatus
US5109433A (en) 1989-10-13 1992-04-28 Microsoft Corporation Compressing and decompressing text files
US5028922A (en) 1989-10-30 1991-07-02 Industrial Technology Research Institute Multiplexed encoder and decoder with address mark generation/check and precompensation circuits
US5109226A (en) 1989-11-22 1992-04-28 International Business Machines Corporation Parallel processors sequentially encoding/decoding compaction maintaining format compatibility
GB9001312D0 (en) 1990-01-19 1990-03-21 Hewlett Packard Ltd Storage of compressed data
GB9001335D0 (en) * 1990-01-19 1990-03-21 Hewlett Packard Ltd Data storage on tape
US5483470A (en) * 1990-03-06 1996-01-09 At&T Corp. Timing verification by successive approximation
US5270832A (en) 1990-03-14 1993-12-14 C-Cube Microsystems System for compression and decompression of video data using discrete cosine transform and coding techniques
US5046119A (en) 1990-03-16 1991-09-03 Apple Computer, Inc. Method and apparatus for compressing and decompressing color video data with an anti-aliasing mode
US5103306A (en) * 1990-03-28 1992-04-07 Transitions Research Corporation Digital image compression employing a resolution gradient
US5045852A (en) 1990-03-30 1991-09-03 International Business Machines Corporation Dynamic model selection during data compression
US5091782A (en) * 1990-04-09 1992-02-25 General Instrument Corporation Apparatus and method for adaptively compressing successive blocks of digital video
US5410671A (en) 1990-05-01 1995-04-25 Cyrix Corporation Data compression/decompression processor
US5309555A (en) * 1990-05-15 1994-05-03 International Business Machines Corporation Realtime communication of hand drawn images in a multiprogramming window environment
US5237675A (en) 1990-06-04 1993-08-17 Maxtor Corporation Apparatus and method for efficient organization of compressed data on a hard disk utilizing an estimated compression factor
US5167034A (en) 1990-06-18 1992-11-24 International Business Machines Corporation Data integrity for compaction devices
US5049881A (en) 1990-06-18 1991-09-17 Intersecting Concepts, Inc. Apparatus and method for very high data rate-compression incorporating lossless data compression and expansion utilizing a hashing technique
US5247638A (en) 1990-06-18 1993-09-21 Storage Technology Corporation Apparatus for compressing data in a dynamically mapped virtual data storage subsystem
US5307497A (en) * 1990-06-25 1994-04-26 International Business Machines Corp. Disk operating system loadable from read only memory using installable file system interface
US5226176A (en) 1990-08-20 1993-07-06 Microsystems, Inc. System for selectively aborting operation or waiting to load required data based upon user response to non-availability of network load device
JPH04102201A (en) 1990-08-21 1992-04-03 Tokico Ltd Magnetic disk device
US5115309A (en) 1990-09-10 1992-05-19 At&T Bell Laboratories Method and apparatus for dynamic channel bandwidth allocation among multiple parallel video coders
US5227893A (en) 1990-10-31 1993-07-13 International Business Machines Corporation Pseudo-bar code control of image transmission
GB2251097B (en) * 1990-12-08 1995-05-10 Dowty Information Systems An adaptive data compression system
US5627995A (en) * 1990-12-14 1997-05-06 Alfred P. Gnadinger Data compression and decompression using memory spaces of more than one size
US5237460A (en) 1990-12-14 1993-08-17 Ceram, Inc. Storage of compressed data on random access storage devices
DE69126512T2 (en) 1990-12-28 1997-11-06 Canon Kk Image encoding device to optimize the volume of generated code
US5132992A (en) * 1991-01-07 1992-07-21 Paul Yurt Audio and video transmission and receiving system
JPH04241576A (en) 1991-01-14 1992-08-28 Matsushita Graphic Commun Syst Inc Image encoder
JPH04241681A (en) 1991-01-16 1992-08-28 Fujitsu Ltd Storage device of compression switching system
US5249053A (en) 1991-02-05 1993-09-28 Dycam Inc. Filmless digital camera with selective image compression
US5333212A (en) 1991-03-04 1994-07-26 Storm Technology Image compression technique with regionally selective compression ratio
US5150430A (en) 1991-03-15 1992-09-22 The Board Of Trustees Of The Leland Stanford Junior University Lossless data compression circuit and method
CA2062200A1 (en) 1991-03-15 1992-09-16 Stephen C. Purcell Decompression processor for video applications
CA2065578C (en) * 1991-04-22 1999-02-23 David W. Carr Packet-based data compression method
US5289580A (en) 1991-05-10 1994-02-22 Unisys Corporation Programmable multiple I/O interface controller
US5212742A (en) 1991-05-24 1993-05-18 Apple Computer, Inc. Method and apparatus for encoding/decoding image data
US5341440A (en) 1991-07-12 1994-08-23 Earl Joseph G Method and apparatus for increasing information compressibility
US5159336A (en) 1991-08-13 1992-10-27 Iomega Corporation Tape controller with data compression and error correction sharing a common buffer
US5414850A (en) * 1991-08-23 1995-05-09 Stac Electronics, Inc. System for transparently compressing data files in a computer system
JPH0561951A (en) * 1991-08-30 1993-03-12 Fujitsu Ltd Image processor
DE4229710B4 (en) * 1991-09-09 2008-06-05 Samsung Electronics Co., Ltd. Digital audio data storage system and equipped digital audio system
US5155484A (en) 1991-09-13 1992-10-13 Salient Software, Inc. Fast data compressor with direct lookup table indexing into history buffer
US5455576A (en) 1992-12-23 1995-10-03 Hewlett Packard Corporation Apparatus and methods for Lempel Ziv data compression with improved management of multiple dictionaries in content addressable memory
US5373290A (en) 1991-09-25 1994-12-13 Hewlett-Packard Corporation Apparatus and method for managing multiple dictionaries in content addressable memory based data compression
US5175543A (en) 1991-09-25 1992-12-29 Hewlett-Packard Company Dictionary reset performance enhancement for data compression applications
JPH0588793A (en) * 1991-09-30 1993-04-09 Toshiba Corp Extension system
US5619995A (en) 1991-11-12 1997-04-15 Lobodzinski; Suave M. Motion video transformation system and method
US5227878A (en) 1991-11-15 1993-07-13 At&T Bell Laboratories Adaptive coding and decoding of frames and fields of video
US5293576A (en) 1991-11-21 1994-03-08 Motorola, Inc. Command authentication process
KR960006761B1 (en) * 1991-12-07 1996-05-23 강진구 Transform coding & decoding method incorporating adpatively selecting transform method
US5396228A (en) * 1992-01-16 1995-03-07 Mobile Telecommunications Technologies Methods and apparatus for compressing and decompressing paging data
FR2687259B1 (en) * 1992-02-11 1994-05-06 Ouest Standard Telematique Sa data compression method for transmission of system units by protocol data, decompression method and corresponding device.
US5379351A (en) 1992-02-19 1995-01-03 Integrated Information Technology, Inc. Video compression/decompression processing and processors
GB2264838B (en) * 1992-02-21 1995-08-30 Samsung Electronics Co Ltd Video recording apparatus
US5406278A (en) * 1992-02-28 1995-04-11 Intersecting Concepts, Inc. Method and apparatus for data compression having an improved matching algorithm which utilizes a parallel hashing technique
US5632037A (en) * 1992-03-27 1997-05-20 Cyrix Corporation Microprocessor having power management circuitry with coprocessor support
US5379036A (en) * 1992-04-01 1995-01-03 Storer; James A. Method and apparatus for data compression
US5287420A (en) * 1992-04-08 1994-02-15 Supermac Technology Method for image compression on a personal computer
US5243348A (en) 1992-04-27 1993-09-07 Motorola, Inc. Partitioned digital encoder and method for encoding bit groups in parallel
US5408542A (en) 1992-05-12 1995-04-18 Apple Computer, Inc. Method and apparatus for real-time lossless compression and decompression of image data
WO1993023811A3 (en) * 1992-05-13 1994-01-20 Southwest Bell Tech Resources Open architecture interface storage controller
US5590317A (en) 1992-05-27 1996-12-31 Hitachi, Ltd. Document information compression and retrieval system and document information registration and retrieval method
US5243341A (en) 1992-06-01 1993-09-07 Hewlett Packard Company Lempel-Ziv compression scheme with enhanced adapation
GB2268667B (en) 1992-06-24 1995-11-08 Sony Broadcast & Communication Serial data decoding
GB2268666B (en) * 1992-06-24 1996-03-20 Sony Broadcast & Communication Serial data decoding
EP0647381B1 (en) 1992-06-25 1999-05-19 Apropos Technology, Inc. Call distributor
FR2692876B1 (en) 1992-06-25 1996-03-08 Heidelberger Druckmasch Ag Automatic capture device of a strip of torn paper.
US5671355A (en) 1992-06-26 1997-09-23 Predacomm, Inc. Reconfigurable network interface apparatus and method
US5842033A (en) 1992-06-30 1998-11-24 Discovision Associates Padding apparatus for passing an arbitrary number of bits through a buffer in a pipeline system
JPH0628108A (en) * 1992-07-09 1994-02-04 Hitachi Ltd Data storage system
JPH0651989A (en) * 1992-07-27 1994-02-25 Nec Corp Fast loading system of operating system in computer system
US5802290A (en) 1992-07-29 1998-09-01 Virtual Computer Corporation Computer network of distributed virtual computers which are EAC reconfigurable in response to instruction to be executed
US5475388A (en) 1992-08-17 1995-12-12 Ricoh Corporation Method and apparatus for using finite state machines to perform channel modulation and error correction and entropy coding
US5611024A (en) * 1992-08-28 1997-03-11 Compaq Computer Corporation Data compression of bit map images
US5406279A (en) * 1992-09-02 1995-04-11 Cirrus Logic, Inc. General purpose, hash-based technique for single-pass lossless data compression
US5403639A (en) * 1992-09-02 1995-04-04 Storage Technology Corporation File server having snapshot application data groups
US5479587A (en) 1992-09-03 1995-12-26 Hewlett-Packard Company Page printer having adaptive data compression for memory minimization
US5590306A (en) 1992-09-08 1996-12-31 Fuji Photo Film Co., Ltd. Memory card management system for writing data with usage and recording codes made significant
US5394534A (en) * 1992-09-11 1995-02-28 International Business Machines Corporation Data compression/decompression and storage of compressed and uncompressed data on a same removable data storage medium
US5357614A (en) 1992-09-17 1994-10-18 Rexon/Tecmar, Inc. Data compression controller
GB9220820D0 (en) * 1992-10-03 1992-11-18 Ibm Computer workstation
US5437020A (en) 1992-10-03 1995-07-25 Intel Corporation Method and circuitry for detecting lost sectors of data in a solid state memory disk
US5455943A (en) 1992-10-08 1995-10-03 Salient Software, Inc. Method and apparatus for finding longest and closest matching string in history buffer prior to current string
US5557749A (en) 1992-10-15 1996-09-17 Intel Corporation System for automatically compressing and decompressing data for sender and receiver processes upon determination of a common compression/decompression method understood by both sender and receiver processes
CA2108833A1 (en) 1992-10-22 1994-04-23 Masanori Ishii File compression processor
US5402146A (en) 1992-10-23 1995-03-28 International Business Machines Corporation System and method for video compression with artifact dispersion control
EP0595406A1 (en) 1992-10-26 1994-05-04 Philips Electronics N.V. Radio device with signal compression
US5400401A (en) * 1992-10-30 1995-03-21 Scientific Atlanta, Inc. System and method for transmitting a plurality of digital services
US5479633A (en) 1992-10-30 1995-12-26 Intel Corporation Method of controlling clean-up of a solid state memory disk storing floating sector data
US5822781A (en) 1992-10-30 1998-10-13 Intel Corporation Sector-based storage device emulator having variable-sized sector
US5740395A (en) 1992-10-30 1998-04-14 Intel Corporation Method and apparatus for cleaning up a solid state memory disk storing floating sector data
US5535369A (en) 1992-10-30 1996-07-09 Intel Corporation Method for allocating memory in a solid state memory disk
US5539865A (en) 1992-11-10 1996-07-23 Adobe Systems, Inc. Method and apparatus for processing data for a visual-output device with reduced buffer memory requirements
US5638498A (en) * 1992-11-10 1997-06-10 Adobe Systems Incorporated Method and apparatus for reducing storage requirements for display data
US5991515A (en) 1992-11-10 1999-11-23 Adobe Systems Incorporated Method and apparatus for compressing and decompressing data prior to display
US5542071A (en) 1992-11-13 1996-07-30 Video Associates Labs, Inc. System for determining communication speed of parallel printer port of computer by using start timer and stop timer commands within data combined with embedded strobe
US5841971A (en) 1992-12-17 1998-11-24 Voxson International Pty. Limited Information transmission system for transmitting video signals over cellular telephone networks
US5467087A (en) 1992-12-18 1995-11-14 Apple Computer, Inc. High speed lossless data compression system
US5367629A (en) 1992-12-18 1994-11-22 Sharevision Technology, Inc. Digital video compression system utilizing vector adaptive transform
US5374916A (en) 1992-12-18 1994-12-20 Apple Computer, Inc. Automatic electronic data type identification process
US5467134A (en) 1992-12-22 1995-11-14 Microsoft Corporation Method and system for compressing video data
US5546395A (en) 1993-01-08 1996-08-13 Multi-Tech Systems, Inc. Dynamic selection of compression rate for a voice compression algorithm in a voice over data modem
US5544286A (en) * 1993-01-29 1996-08-06 Microsoft Corporation Digital video data compression technique
KR100276427B1 (en) 1993-01-30 2000-12-15 윤종용 Device for compression and decompression of image data
US5381145A (en) 1993-02-10 1995-01-10 Ricoh Corporation Method and apparatus for parallel decoding and encoding of data
US5583500A (en) 1993-02-10 1996-12-10 Ricoh Corporation Method and apparatus for parallel encoding and decoding of data
US5717394A (en) * 1993-02-10 1998-02-10 Ricoh Company Ltd. Method and apparatus for encoding and decoding data
US5555407A (en) 1993-02-17 1996-09-10 Home Information Services, Inc. Method of and apparatus for reduction of bandwidth requirements in the provision of electronic information and transaction services through communication networks
US5586285A (en) 1993-02-19 1996-12-17 Intel Corporation Method and circuitry for increasing reserve memory in a solid state memory disk
US5533051A (en) 1993-03-12 1996-07-02 The James Group Method for data compression
US5479638A (en) 1993-03-26 1995-12-26 Cirrus Logic, Inc. Flash memory mass storage architecture incorporation wear leveling technique
US5420639A (en) * 1993-04-01 1995-05-30 Scientific-Atlanta, Inc. Rate adaptive huffman coding
US5389922A (en) 1993-04-13 1995-02-14 Hewlett-Packard Company Compression using small dictionaries with applications to network packets
US5918225A (en) 1993-04-16 1999-06-29 Sybase, Inc. SQL-based database system with improved indexing methodology
JP2505980B2 (en) * 1993-04-16 1996-06-12 インターナショナル・ビジネス・マシーンズ・コーポレイション Static dictionary creation method and computer - data execution system
US5794229A (en) 1993-04-16 1998-08-11 Sybase, Inc. Database system with methodology for storing a database table by vertically partitioning all columns of the table
US5542031A (en) 1993-04-30 1996-07-30 Douglass; Clay S. Halftone computer imager
US5354315A (en) 1993-06-04 1994-10-11 Intermedics, Inc. Cardiac stimulator with data converter for cardiac signal
GB2278973B (en) 1993-06-11 1997-10-29 Quantel Ltd Video image processing systems
WO1994029852A1 (en) 1993-06-11 1994-12-22 Maxtor Corporation Type ii pcmcia hard disk drive card
GB9314516D0 (en) 1993-07-13 1993-08-25 Philips Electronics Uk Ltd Digital communications system and a reiceiving apparatus for use in the system
GB2280566B (en) * 1993-07-30 1997-06-11 Sony Uk Ltd Video data compression
US5836003A (en) 1993-08-26 1998-11-10 Visnet Ltd. Methods and means for image and voice compression
EP0642091A3 (en) 1993-09-07 1995-09-27 Max Hugentobler Electronic translation device.
US5610657A (en) 1993-09-14 1997-03-11 Envistech Inc. Video compression using an iterative error data coding method
US5452287A (en) 1993-09-20 1995-09-19 Motorola, Inc. Method of negotiation of protocols, classes, and options in computer and communication networks providing mixed packet, frame, cell, and circuit services
JP2972501B2 (en) 1993-09-20 1999-11-08 富士通株式会社 Exclusive control method in I / o Subsystem and i / o Subsystem
EP0651314A1 (en) 1993-10-27 1995-05-03 International Business Machines Corporation An apparatus and method for thermally protecting a processing device
US5771354A (en) 1993-11-04 1998-06-23 Crawford; Christopher M. Internet online backup system provides remote storage for customers using IDs and passwords which were interactively established when signing up for backup services
JP2932920B2 (en) 1993-11-30 1999-08-09 富士ゼロックス株式会社 Information storage device
US5454107A (en) 1993-11-30 1995-09-26 Vlsi Technologies Cache memory support in an integrated memory system
US5524272A (en) 1993-12-22 1996-06-04 Gte Airfone Incorporated Method and apparatus for distributing program material
US5602764A (en) 1993-12-22 1997-02-11 Storage Technology Corporation Comparing prioritizing memory for string searching in a data compression system
JPH07205496A (en) 1994-01-14 1995-08-08 Oki Electric Ind Co Ltd Page printer and method for data compression
EP0971309A3 (en) 1994-01-27 2002-10-30 Hewlett-Packard Company, A Delaware Corporation Automatic optimization of hardcopy output
US5488364A (en) 1994-02-28 1996-01-30 Sam H. Eulmi Recursive data compression
US5488365A (en) * 1994-03-01 1996-01-30 Hewlett-Packard Company Method and apparatus for compressing and decompressing short blocks of data
US5563961A (en) 1994-03-03 1996-10-08 Radius Inc. Video data compression method and system which measures compressed data storage time to optimize compression rate
US5629732A (en) * 1994-03-29 1997-05-13 The Trustees Of Columbia University In The City Of New York Viewer controllable on-demand multimedia service
US5805834A (en) 1994-03-30 1998-09-08 Zilog, Inc. Hot reconfigurable parallel bus bridging circuit
WO1995029437A1 (en) 1994-04-22 1995-11-02 Sony Corporation Device and method for transmitting data, and device and method for recording data
US5635632A (en) * 1994-04-26 1997-06-03 Cytec Technology Corp. Settling process analysis device and method
US5506872A (en) * 1994-04-26 1996-04-09 At&T Corp. Dynamic compression-rate selection arrangement
US5546475A (en) 1994-04-29 1996-08-13 International Business Machines Corporation Produce recognition system
US5574952A (en) 1994-05-11 1996-11-12 International Business Machines Corporation Data storage system and method for operating a disk controller including allocating disk space for compressed data
US6031937A (en) 1994-05-19 2000-02-29 Next Software, Inc. Method and apparatus for video compression using block and wavelet techniques
US5486826A (en) * 1994-05-19 1996-01-23 Ps Venture 1 Llc Method and apparatus for iterative compression of digital data
US5506844A (en) * 1994-05-20 1996-04-09 Compression Labs, Inc. Method for configuring a statistical multiplexer to dynamically allocate communication channel bandwidth
US5838996A (en) 1994-05-31 1998-11-17 International Business Machines Corporation System for determining presence of hardware decompression, selectively enabling hardware-based and software-based decompression, and conditioning the hardware when hardware decompression is available
US6195391B1 (en) 1994-05-31 2001-02-27 International Business Machines Corporation Hybrid video compression/decompression system
US5581715A (en) 1994-06-22 1996-12-03 Oak Technologies, Inc. IDE/ATA CD drive controller having a digital signal processor interface, dynamic random access memory, data error detection and correction, and a host interface
US5767898A (en) * 1994-06-23 1998-06-16 Sanyo Electric Co., Ltd. Three-dimensional image coding by merger of left and right images
US5987432A (en) 1994-06-29 1999-11-16 Reuters, Ltd. Fault-tolerant central ticker plant system for distributing financial market data
CA2195110A1 (en) 1994-07-14 1996-02-01 Stephen G. Johnson Method and apparatus for compressing images
US5561421A (en) 1994-07-28 1996-10-01 International Business Machines Corporation Access method data compression with system-built generic dictionaries
US5535311A (en) 1994-07-28 1996-07-09 Hewlett-Packard Company Method and apparatus for image-type determination to enable choice of an optimum data compression procedure
US5963154A (en) 1994-07-29 1999-10-05 Discovision Associates Technique for decoding variable and fixed length codes
US5901278A (en) 1994-08-18 1999-05-04 Konica Corporation Image recording apparatus with a memory means to store image data
US5574953A (en) 1994-08-19 1996-11-12 Hewlett-Packard Company Storing compressed data in non-contiguous memory
FR2724074A1 (en) 1994-08-31 1996-03-01 Philips Electronics Nv Digital Recorder compresses sounds.
US5553160A (en) 1994-09-01 1996-09-03 Intel Corporation Method and apparatus for dynamically selecting an image compression process based on image size and color resolution
US5586264A (en) 1994-09-08 1996-12-17 Ibm Corporation Video optimized media streamer with cache management
US5664226A (en) 1994-09-08 1997-09-02 International Business Machines Corporation System for merging plurality of atomic data elements into single synchronized file by assigning ouput rate to each channel in response to presentation time duration
US5883975A (en) * 1994-09-12 1999-03-16 Nippon Steel Corporation Compression and decompression methods on two-dimensional image data
JP3240495B2 (en) * 1994-09-14 2001-12-17 エー・アイ・ソフト株式会社 Lossless encoding method and apparatus of the data, as well as extension device
US6195465B1 (en) * 1994-09-21 2001-02-27 Ricoh Company, Ltd. Method and apparatus for compression using reversible wavelet transforms and an embedded codestream
US6549666B1 (en) 1994-09-21 2003-04-15 Ricoh Company, Ltd Reversible embedded wavelet system implementation
US5867602A (en) * 1994-09-21 1999-02-02 Ricoh Corporation Reversible wavelet transform and embedded codestream manipulation
US5604824A (en) * 1994-09-22 1997-02-18 Houston Advanced Research Center Method and apparatus for compression and decompression of documents and the like using splines and spline-wavelets
US5765027A (en) 1994-09-26 1998-06-09 Toshiba American Information Systems, Inc. Network controller which enables the local processor to have greater access to at least one memory device than the host computer in response to a control signal
US5561824A (en) 1994-10-04 1996-10-01 International Business Machines Corporation Storage management of data for ensuring communication of minimal length data
US5635932A (en) * 1994-10-17 1997-06-03 Fujitsu Limited Lempel-ziv compression with expulsion of dictionary buffer matches
JPH08116534A (en) 1994-10-18 1996-05-07 Seiko Epson Corp Image data coder, its method, image data encoder and its method
US5630092A (en) * 1994-10-20 1997-05-13 International Business Machines System and method for transferring compressed and uncompressed data between storage systems
US5671413A (en) 1994-10-31 1997-09-23 Intel Corporation Method and apparatus for providing basic input/output services in a computer
US5652795A (en) 1994-11-14 1997-07-29 Hughes Electronics Method and apparatus for an adapter card providing conditional access in a communication system
US5649032A (en) 1994-11-14 1997-07-15 David Sarnoff Research Center, Inc. System for automatically aligning images to form a mosaic image
US6145069A (en) 1999-01-29 2000-11-07 Interactive Silicon, Inc. Parallel decompression and compression system and method for improving storage density and access speed for non-volatile memory and embedded memory devices
US7190284B1 (en) 1994-11-16 2007-03-13 Dye Thomas A Selective lossless, lossy, or no compression of data based on address range, data type, and/or requesting agent
US6170047B1 (en) 1994-11-16 2001-01-02 Interactive Silicon, Inc. System and method for managing system memory and/or non-volatile memory using a memory controller with integrated compression and decompression capabilities
US20010054131A1 (en) 1999-01-29 2001-12-20 Alvarez Manuel J. System and method for perfoming scalable embedded parallel data compression
US6822589B1 (en) 1999-01-29 2004-11-23 Quickshift, Inc. System and method for performing scalable embedded parallel data decompression
US6002411A (en) * 1994-11-16 1999-12-14 Interactive Silicon, Inc. Integrated video and memory controller with data processing and graphical processing capabilities
US6885319B2 (en) 1999-01-29 2005-04-26 Quickshift, Inc. System and method for generating optimally compressed data from a plurality of data compression/decompression engines implementing different data compression algorithms
US7129860B2 (en) 1999-01-29 2006-10-31 Quickshift, Inc. System and method for performing scalable embedded parallel data decompression
US6879266B1 (en) 1997-08-08 2005-04-12 Quickshift, Inc. Memory module including scalable embedded parallel data compression and decompression engines
US7538694B2 (en) 1999-01-29 2009-05-26 Mossman Holdings Llc Network device with improved storage density and access speed using compression techniques
US6208273B1 (en) 1999-01-29 2001-03-27 Interactive Silicon, Inc. System and method for performing scalable embedded parallel data compression
US6819271B2 (en) 1999-01-29 2004-11-16 Quickshift, Inc. Parallel compression and decompression system and method having multiple parallel compression and decompression engines
KR100209877B1 (en) * 1994-11-26 1999-07-15 윤종용 Variable length coding encoder and decoder using multiple huffman table
US6215904B1 (en) 1994-11-30 2001-04-10 Xerox Corporation Apparatus and method for selecting encoding schemes based upon image content
US5615287A (en) 1994-12-02 1997-03-25 The Regents Of The University Of California Image compression technique
US5684478A (en) 1994-12-06 1997-11-04 Cennoid Technologies, Inc. Method and apparatus for adaptive data compression
US5642506A (en) * 1994-12-14 1997-06-24 International Business Machines Corporation Method and apparatus for initializing a multiprocessor system
US5613069A (en) * 1994-12-16 1997-03-18 Tony Walker Non-blocking packet switching network with dynamic routing codes having incoming packets diverted and temporarily stored in processor inputs when network ouput is not available
EP0718751A3 (en) 1994-12-23 1997-02-12 Ibm Electronic circuit apparatus employing small disk drive with reconfigurable interface
JP2831602B2 (en) * 1995-01-13 1998-12-02 富士通株式会社 Compressed data management device and the compressed data management method
JPH08204577A (en) 1995-01-26 1996-08-09 Sega Enterp Ltd Method and device for data encoding and those for decoding
US5990810A (en) 1995-02-17 1999-11-23 Williams; Ross Neil Method for partitioning a block of data into subblocks and for storing and communcating such subblocks
US5870036A (en) * 1995-02-24 1999-02-09 International Business Machines Corporation Adaptive multiple dictionary data compression
JP3426385B2 (en) 1995-03-09 2003-07-14 富士通株式会社 Disk controller
JP3302246B2 (en) 1995-03-14 2002-07-15 株式会社リコー Encoding device
US5668737A (en) 1995-03-22 1997-09-16 Pixel Magic, Inc. High-speed data processor and coding method
US5627534A (en) * 1995-03-23 1997-05-06 International Business Machines Corporation Dual stage compression of bit mapped image data using refined run length and LZ compression
JP3749752B2 (en) 1995-03-24 2006-03-01 アイティーティー・マニュファクチャリング・エンタープライジズ・インコーポレーテッド Block adaptive differential pulse code modulation system
US5655138A (en) * 1995-04-11 1997-08-05 Elonex I. P. Holdings Apparatus and method for peripheral device control with integrated data compression
US5884269A (en) 1995-04-17 1999-03-16 Merging Technologies Lossless compression/decompression of digital audio data
US5623483A (en) 1995-05-11 1997-04-22 Lucent Technologies Inc. Synchronization system for networked multimedia streams
US5778411A (en) 1995-05-16 1998-07-07 Symbios, Inc. Method for virtual to physical mapping in a mapped compressed virtual storage subsystem
US5724475A (en) * 1995-05-18 1998-03-03 Kirsten; Jeff P. Compressed digital video reload and playback system
US5692159A (en) 1995-05-19 1997-11-25 Digital Equipment Corporation Configurable digital signal interface using field programmable gate array to reformat data
US5841979A (en) 1995-05-25 1998-11-24 Information Highway Media Corp. Enhanced delivery of audio data
US6215983B1 (en) 1995-06-02 2001-04-10 Trw Inc. Method and apparatus for complex phase equalization for use in a communication system
US5623701A (en) * 1995-06-06 1997-04-22 International Business Machines Corporation Data compression method and structure for a direct access storage device
US6219754B1 (en) 1995-06-07 2001-04-17 Advanced Micro Devices Inc. Processor with decompressed video bus
US5537658A (en) 1995-06-07 1996-07-16 International Business Machines Corporation Distributed directory method and structure for direct access storage device (DASD) data compression
JPH0969951A (en) * 1995-06-20 1997-03-11 Ricoh Co Ltd Encoding method and decoding method
KR100224815B1 (en) 1995-06-23 1999-10-15 윤종용 Data compression and expansion method
US5917438A (en) 1995-06-30 1999-06-29 Victor Company Of Japan, Ltd. Data storing and outputting apparatus
US5729228A (en) * 1995-07-06 1998-03-17 International Business Machines Corp. Parallel compression and decompression using a cooperative dictionary
JPH0981763A (en) 1995-07-07 1997-03-28 Oki Data:Kk Method and device for compressing character and image mixed data
US5666560A (en) 1995-08-03 1997-09-09 International Business Machines Corporation Storage method and hierarchical padding structure for direct access storage device (DASD) data compression
US5864342A (en) * 1995-08-04 1999-01-26 Microsoft Corporation Method and system for rendering graphical objects to image chunks
US5793371A (en) * 1995-08-04 1998-08-11 Sun Microsystems, Inc. Method and apparatus for geometric compression of three-dimensional graphics data
US6195125B1 (en) 1995-08-11 2001-02-27 Canon Kabushiki Kaisha Pixel shifting image sensor with a different number of images sensed in each mode
US5825830A (en) 1995-08-17 1998-10-20 Kopf; David A. Method and apparatus for the compression of audio, video or other data
US5710562A (en) 1995-08-31 1998-01-20 Ricoh Company Ltd. Method and apparatus for compressing arbitrary data
JP3407838B2 (en) 1995-09-05 2003-05-19 ソニー株式会社 Video-on-demand system
US5657452A (en) 1995-09-08 1997-08-12 U.S. Robotics Corp. Transparent support of protocol and data compression features for data communication
US5907801A (en) * 1995-09-22 1999-05-25 At&T Wireless Services, Inc. Apparatus and method for optimizing wireless financial transactions
US5764774A (en) * 1995-09-25 1998-06-09 Intermec Corporation Source data compression and decompression in code symbol printing and decoding
WO1997014093A1 (en) 1995-10-09 1997-04-17 Hitachi, Ltd. Terminal
US5819215A (en) 1995-10-13 1998-10-06 Dobson; Kurt Method and apparatus for wavelet based data compression having adaptive bit rate control for compression of digital audio or other sensory data
US5799110A (en) 1995-11-09 1998-08-25 Utah State University Foundation Hierarchical adaptive multistage vector quantization
US5909557A (en) 1995-11-20 1999-06-01 Lucent Technologies Inc. Integrated circuit with programmable bus configuration
US5812883A (en) 1995-11-22 1998-09-22 Mitsubishi Chemical America, Inc. System for reading and storing formatting information after formatting a first storage medium and using the stored formatting information to format a second storage medium
WO1997021514A1 (en) * 1995-12-05 1997-06-19 Esab Ab Welding device
US5696927A (en) 1995-12-21 1997-12-09 Advanced Micro Devices, Inc. Memory paging system and method including compressed page mapping hierarchy
US5847762A (en) 1995-12-27 1998-12-08 Thomson Consumer Electronics, Inc. MPEG system which decompresses and then recompresses MPEG video data before storing said recompressed MPEG video data into memory
US5686916A (en) 1995-12-28 1997-11-11 Philips Electronics North America Corp. Multi-code-book variable length decoder
US5784572A (en) 1995-12-29 1998-07-21 Lsi Logic Corporation Method and apparatus for compressing video and voice signals according to different standards
JPH09188009A (en) 1996-01-09 1997-07-22 Canon Inc Printer and data compressing method therein
US5671389A (en) 1996-01-11 1997-09-23 Quantum Corporation Adaptive compression caching for tape recording
US6021433A (en) * 1996-01-26 2000-02-01 Wireless Internet, Inc. System and method for transmission of data
US6618728B1 (en) 1996-01-31 2003-09-09 Electronic Data Systems Corporation Multi-process compression
JP3277792B2 (en) * 1996-01-31 2002-04-22 株式会社日立製作所 Data compression method and apparatus
JP3258552B2 (en) * 1996-02-08 2002-02-18 富士通株式会社 Data compression apparatus and a data recovery device
US5818369A (en) 1996-03-07 1998-10-06 Pegasus Imaging Corporation Rapid entropy coding for data compression or decompression
JP3305190B2 (en) * 1996-03-11 2002-07-22 富士通株式会社 Data compression apparatus and a data recovery device
US5881104A (en) 1996-03-25 1999-03-09 Sony Corporation Voice messaging system having user-selectable data compression modes
US5774715A (en) 1996-03-27 1998-06-30 Sun Microsystems, Inc. File system level compression using holes
US5809337A (en) 1996-03-29 1998-09-15 Intel Corporation Mass storage devices utilizing high speed serial communications
US5987590A (en) 1996-04-02 1999-11-16 Texas Instruments Incorporated PC circuits, systems and methods
US5717787A (en) 1996-04-16 1998-02-10 The Regents Of The University Of California Method for data compression by associating complex numbers with files of data values
US5742773A (en) 1996-04-18 1998-04-21 Microsoft Corporation Method and system for audio compression negotiation for multiple channels
DE69606441D1 (en) * 1996-04-18 2000-03-02 Nokia Mobile Phones Ltd Video data encoder and decoder
US5839100A (en) 1996-04-22 1998-11-17 Wegener; Albert William Lossless and loss-limited compression of sampled data signals
US5864678A (en) * 1996-05-08 1999-01-26 Apple Computer, Inc. System for detecting and reporting data flow imbalance between computers using grab rate outflow rate arrival rate and play rate
US5719862A (en) * 1996-05-14 1998-02-17 Pericom Semiconductor Corp. Packet-based dynamic de-skewing for network switch with local or central clock
JPH09307726A (en) * 1996-05-17 1997-11-28 Oki Data:Kk Image compression and restoring device
FI962381A (en) 1996-06-07 1997-12-08 Nokia Telecommunications Oy Data compression communication connection
US5654703A (en) 1996-06-17 1997-08-05 Hewlett-Packard Company Parallel data compression and decompression
US5974387A (en) 1996-06-19 1999-10-26 Yamaha Corporation Audio recompression from higher rates for karaoke, video games, and other applications
US5825424A (en) 1996-06-19 1998-10-20 Thomson Consumer Electronics, Inc. MPEG system which decompresses and recompresses image data before storing image data in a memory and in accordance with a resolution of a display device
US5818530A (en) 1996-06-19 1998-10-06 Thomson Consumer Electronics, Inc. MPEG compatible decoder including a dual stage data reduction network
US6115384A (en) * 1996-06-20 2000-09-05 Fourelle Systems, Inc Gateway architecture for data communication bandwidth-constrained and charge-by-use networks
DE19624528B4 (en) 1996-06-20 2009-05-20 Robert Bosch Gmbh A method of controlling information transfer between components and component for performing the method
EP0978051A1 (en) 1996-06-21 2000-02-09 Mirage Technologies, Inc. Dynamically reconfigurable hardware system for real-time control of processes
US6026217A (en) * 1996-06-21 2000-02-15 Digital Equipment Corporation Method and apparatus for eliminating the transpose buffer during a decomposed forward or inverse 2-dimensional discrete cosine transform through operand decomposition storage and retrieval
US6222886B1 (en) 1996-06-24 2001-04-24 Kabushiki Kaisha Toshiba Compression based reduced memory video decoder
US5889961A (en) * 1996-06-27 1999-03-30 International Business Machines Corporation Disk drive having program to be executed by a second processor stored in a first processor's ROM in a compressed form
US5974471A (en) 1996-07-19 1999-10-26 Advanced Micro Devices, Inc. Computer system having distributed compression and decompression logic for compressed data movement
JPH1051642A (en) * 1996-07-31 1998-02-20 Fuji Xerox Co Ltd Image processor
JP3859815B2 (en) 1996-08-02 2006-12-20 シャープ株式会社 Compression information storage device
US5951623A (en) 1996-08-06 1999-09-14 Reynar; Jeffrey C. Lempel- Ziv data compression technique utilizing a dictionary pre-filled with frequent letter combinations, words and/or phrases
US5936616A (en) 1996-08-07 1999-08-10 Microsoft Corporation Method and system for accessing and displaying a compressed display image in a computer system
US6134631A (en) 1996-08-19 2000-10-17 Hyundai Electronics America, Inc. Non-volatile memory with embedded programmable controller
US6058459A (en) 1996-08-26 2000-05-02 Stmicroelectronics, Inc. Video/audio decompression/compression device including an arbiter and method for accessing a shared memory
US5850565A (en) 1996-08-26 1998-12-15 Novell, Inc. Data compression method and apparatus
US5812789A (en) 1996-08-26 1998-09-22 Stmicroelectronics, Inc. Video and/or audio decompression and/or compression device that shares a memory interface
JP3276860B2 (en) * 1996-09-02 2002-04-22 富士通株式会社 Data compression / decompression method
US5748904A (en) * 1996-09-13 1998-05-05 Silicon Integrated Systems Corp. Method and system for segment encoded graphic data compression
US5768445A (en) 1996-09-13 1998-06-16 Silicon Graphics, Inc. Compression and decompression scheme performed on shared workstation memory by media coprocessor
US6233017B1 (en) 1996-09-16 2001-05-15 Microsoft Corporation Multimedia compression system with adaptive block sizes
US5835788A (en) 1996-09-18 1998-11-10 Electronics For Imaging System for transferring input/output data independently through an input/output bus interface in response to programmable instructions stored in a program memory
US6175856B1 (en) 1996-09-30 2001-01-16 Apple Computer, Inc. Method and apparatus for dynamic selection of compression processing during teleconference call initiation
KR100450980B1 (en) 1996-09-30 2004-12-08 가부시끼가이샤 히다치 세이사꾸쇼 Data processors and graphics processors
US5982723A (en) 1996-09-30 1999-11-09 Laser Dynamics, Inc. Data recording and reproducing method for multi-layered optical disk system
US5807036A (en) 1996-10-04 1998-09-15 Lostlen; Tad K. Adjustable drill jig
DE19644193C2 (en) 1996-10-24 2001-04-19 Bosch Gmbh Robert Integrated overload protection device with temperature sensor
US5956487A (en) 1996-10-25 1999-09-21 Hewlett-Packard Company Embedding web access mechanism in an appliance for user interface functions including a web server and web browser
EP1463325B1 (en) 1996-10-31 2014-06-04 Sensormatic Electronics, LLC Intelligent video information management system
US5974235A (en) 1996-10-31 1999-10-26 Sensormatic Electronics Corporation Apparatus having flexible capabilities for analysis of video information
US5861920A (en) * 1996-11-08 1999-01-19 Hughes Electronics Corporation Hierarchical low latency video compression
US5870087A (en) * 1996-11-13 1999-02-09 Lsi Logic Corporation MPEG decoder system and method having a unified memory for transport decode and system controller functions
US5838927A (en) 1996-11-22 1998-11-17 Webtv Networks Method and apparatus for compressing a continuous, indistinct data stream
JPH10154101A (en) 1996-11-26 1998-06-09 Toshiba Corp Data storage system and cache controlling method applying to the system
US6185625B1 (en) 1996-12-20 2001-02-06 Intel Corporation Scaling proxy server sending to the client a graphical user interface for establishing object encoding preferences after receiving the client's request for the object
US5982937A (en) 1996-12-24 1999-11-09 Electronics For Imaging, Inc. Apparatus and method for hybrid compression of raster data
US5987022A (en) 1996-12-27 1999-11-16 Motorola, Inc. Method for transmitting multiple-protocol packetized data
US6141053A (en) 1997-01-03 2000-10-31 Saukkonen; Jukka I. Method of optimizing bandwidth for transmitting compressed video data streams
US5757852A (en) * 1997-01-24 1998-05-26 Western Atlas International, Inc. Method for compression of high resolution seismic data
US6078958A (en) 1997-01-31 2000-06-20 Hughes Electronics Corporation System for allocating available bandwidth of a concentrated media output
US5964842A (en) 1997-01-31 1999-10-12 Network Computing Devices, Inc. Method and apparatus for scaling data compression based on system capacity
US6317714B1 (en) 1997-02-04 2001-11-13 Microsoft Corporation Controller and associated mechanical characters operable for continuously performing received control data while engaging in bidirectional communications over a single communications channel
US6452933B1 (en) 1997-02-07 2002-09-17 Lucent Technologies Inc. Fair queuing system with adaptive bandwidth redistribution
US5938737A (en) * 1997-02-14 1999-08-17 Stanford Telecommunications, Inc. Internet upstream request compression
JPH10233986A (en) 1997-02-21 1998-09-02 Hitachi Ltd Video signal recorder
US5832443A (en) 1997-02-25 1998-11-03 Alaris, Inc. Method and apparatus for adaptive audio compression and decompression
US5960465A (en) 1997-02-27 1999-09-28 Novell, Inc. Apparatus and method for directly accessing compressed data utilizing a compressed memory address translation unit and compression descriptor table
US6057790A (en) 1997-02-28 2000-05-02 Fujitsu Limited Apparatus and method for data compression/expansion using block-based coding with top flag
US6169241B1 (en) * 1997-03-03 2001-01-02 Yamaha Corporation Sound source with free compression and expansion of voice independently of pitch
DE69832593D1 (en) 1997-03-07 2006-01-05 Intelligent Compression Techno Network data coding
FR2760872B1 (en) * 1997-03-17 2000-06-09 Alsthom Cge Alcatel Method for optimizing the compression of image data, has automatic compression selection conditions
US6661839B1 (en) 1998-03-24 2003-12-09 Advantest Corporation Method and device for compressing and expanding data pattern
US6094634A (en) 1997-03-26 2000-07-25 Fujitsu Limited Data compressing apparatus, data decompressing apparatus, data compressing method, data decompressing method, and program recording medium
US5909559A (en) 1997-04-04 1999-06-01 Texas Instruments Incorporated Bus bridge device including data bus of first width for a first processor, memory controller, arbiter circuit and second processor having a different second data width
US5978483A (en) 1997-04-07 1999-11-02 Inkel Corporation Securely encrypted remote keyless entry system
US5886655A (en) * 1997-04-09 1999-03-23 Hewlett-Packard Company Arithmetic coding context model that accelerates adaptation for small amounts of data
US6079630A (en) * 1997-04-11 2000-06-27 Schroeder; Rick A. Railway grade crossing apparatus and method of installation
US5818368A (en) 1997-04-18 1998-10-06 Premier Research, Llc Method and apparatus for lossless digital data compression
JP3938971B2 (en) * 1997-04-30 2007-06-27 富士通株式会社 Pattern matching data processing circuit
US5943692A (en) 1997-04-30 1999-08-24 International Business Machines Corporation Mobile client computer system with flash memory management utilizing a virtual address map and variable length data
US5990884A (en) 1997-05-02 1999-11-23 Sony Corporation Control of multimedia information with interface specification stored on multimedia component
US6000009A (en) 1997-05-06 1999-12-07 International Business Machines Corporation Method and apparatus for allocation of disk memory space for compressed data records
US5920326A (en) 1997-05-30 1999-07-06 Hewlett Packard Company Caching and coherency control of multiple geometry accelerators in a computer graphics system
US5982360A (en) 1997-06-08 1999-11-09 United Microelectronics Corp. Adaptive-selection method for memory access priority control in MPEG processor
US5915079A (en) 1997-06-17 1999-06-22 Hewlett-Packard Company Multi-path data processing pipeline
US6198842B1 (en) * 1997-06-19 2001-03-06 International Business Machines Corporation Multi-spectral image compression with bounded loss
US5923860A (en) 1997-06-25 1999-07-13 Compaq Computer Corp. Apparatus, method and system for remote peripheral component interconnect bus using accelerated graphics port logic circuits
US6014694A (en) * 1997-06-26 2000-01-11 Citrix Systems, Inc. System for adaptive video/audio transport over a network
US6028725A (en) * 1997-06-30 2000-02-22 Emc Corporation Method and apparatus for increasing disc drive performance
US6097520A (en) 1997-06-30 2000-08-01 Microsoft Corporation Remote control receiver and method of operation
US6092123A (en) 1997-07-17 2000-07-18 International Business Machines Corporation Method and apparatus for changing functions of a hardware device using two or more communication channels
US6952409B2 (en) 1999-05-17 2005-10-04 Jolitz Lynne G Accelerator system and method
US6003115A (en) * 1997-07-29 1999-12-14 Quarterdeck Corporation Method and apparatus for predictive loading of a cache
WO1999008186A1 (en) * 1997-08-06 1999-02-18 Macronix International Co., Ltd. Fault-tolerant architecture for in-circuit programming
US6404919B1 (en) 1997-08-14 2002-06-11 Minolta Co., Ltd. Image processor for encoding image data
US5996033A (en) 1997-09-04 1999-11-30 Chiu-Hao; Cheng Data compression device comprising input connector for connecting to game player system, output connector for connecting to memory card, and virtual memory page switch
US6032148A (en) * 1997-09-15 2000-02-29 Hewlett-Packard Company Multilevel storage system with hybrid data compression
US6091777A (en) * 1997-09-18 2000-07-18 Cubic Video Technologies, Inc. Continuously adaptive digital video compression system and method for a web streamer
US5874907A (en) 1997-09-19 1999-02-23 International Business Machines Corporation Method and apparatus for providing improved data compression efficiency for an adaptive data compressor
US6032197A (en) * 1997-09-25 2000-02-29 Microsoft Corporation Data packet header compression for unidirectional transmission
US6097845A (en) 1997-10-21 2000-08-01 Canon Kabushiki Kaisha Image discriminator
JP3755697B2 (en) 1997-10-31 2006-03-15 日本ビクター株式会社 Broadcast receiving apparatus and method
US6092071A (en) 1997-11-04 2000-07-18 International Business Machines Corporation Dedicated input/output processor method and apparatus for access and storage of compressed data
US6216157B1 (en) 1997-11-14 2001-04-10 Yahoo! Inc. Method and apparatus for a client-server system with heterogeneous clients
US6098114A (en) 1997-11-14 2000-08-01 3Ware Disk array system for processing and tracking the completion of I/O requests
US6138164A (en) * 1997-11-14 2000-10-24 E-Parcel, Llc System for minimizing screen refresh time using selectable compression speeds
US6938073B1 (en) 1997-11-14 2005-08-30 Yahoo! Inc. Method and apparatus for re-formatting web pages
JPH11149376A (en) 1997-11-14 1999-06-02 Toyo Commun Equip Co Ltd Boot loader circuit
US6008743A (en) 1997-11-19 1999-12-28 International Business Machines Corporation Method and apparatus for switching between data compression modes
US6489902B2 (en) 1997-12-02 2002-12-03 Hughes Electronics Corporation Data compression for use with a communications channel
US5955976A (en) 1997-12-02 1999-09-21 Hughes Electronics Corporation Data compression for use with a communications channel
US6098158A (en) * 1997-12-18 2000-08-01 International Business Machines Corporation Software-enabled fast boot
JPH11184703A (en) * 1997-12-19 1999-07-09 Nec Corp Information processor and boot method
US6279045B1 (en) 1997-12-29 2001-08-21 Kawasaki Steel Corporation Multimedia interface having a multimedia processor and a field programmable gate array
EP0928070A3 (en) 1997-12-29 2000-11-08 Phone.Com, Inc. Compression of documents with markup language that preserves syntactical structure
US5968149A (en) 1998-01-07 1999-10-19 International Business Machines Corporation Tandem operation of input/output data compression modules
US6175650B1 (en) 1998-01-26 2001-01-16 Xerox Corporation Adaptive quantization compatible with the JPEG baseline sequential mode
US6121903A (en) 1998-01-27 2000-09-19 Infit Communications Ltd. On-the-fly data re-compression
US5945933A (en) 1998-01-27 1999-08-31 Infit Ltd. Adaptive packet compression apparatus and method
US6038346A (en) 1998-01-29 2000-03-14 Seiko Espoo Corporation Runs of adaptive pixel patterns (RAPP) for lossless image compression
US6442659B1 (en) * 1998-02-17 2002-08-27 Emc Corporation Raid-type storage system and technique
US6070179A (en) 1998-02-20 2000-05-30 International Business Machines Corporation Method and system for compressing unicode data within a data processing system
US6075470A (en) 1998-02-26 2000-06-13 Research In Motion Limited Block-wise adaptive statistical data compressor
JPH11242631A (en) 1998-02-26 1999-09-07 Toshiba Comput Eng Corp Computer system and data preserving/restoring method for the same
KR100257046B1 (en) 1998-03-03 2000-05-15 윤종용 An intelligent input/output controller for interface function switching
JPH11265289A (en) 1998-03-16 1999-09-28 Mitsubishi Electric Corp Information processor and high speed initial activation method for the same
US6225922B1 (en) * 1998-03-16 2001-05-01 Hewlett-Packard Company System and method for compressing data using adaptive field encoding
JPH11273268A (en) * 1998-03-18 1999-10-08 Sony Corp Disk drive device
US6023233A (en) 1998-03-20 2000-02-08 Craven; Peter G. Data rate control for variable rate compression systems
US6244514B1 (en) 1998-04-20 2001-06-12 Ayao Wada Smart card for storage and retrieval of digitally compressed color images
US6078541A (en) 1998-04-28 2000-06-20 Mitsumi Electronics Co., Ltd. Device controller having volatile and non-volatile memory for storage of decompressed and compressed data
US6434696B1 (en) * 1998-05-11 2002-08-13 Lg Electronics Inc. Method for quickly booting a computer system
US6145020A (en) 1998-05-14 2000-11-07 Advanced Technology Materials, Inc. Microcontroller incorporating an enhanced peripheral controller for automatic updating the configuration date of multiple peripherals by using a ferroelectric memory array
US6421387B1 (en) 1998-05-15 2002-07-16 North Carolina State University Methods and systems for forward error correction based loss recovery for interactive video transmission
US6226667B1 (en) * 1998-05-26 2001-05-01 International Business Machines Corporation Method and apparatus for preloading data in a distributed data processing system
US6243829B1 (en) 1998-05-27 2001-06-05 Hewlett-Packard Company Memory controller supporting redundant synchronous memories
US6606413B1 (en) 1998-06-01 2003-08-12 Trestle Acquisition Corp. Compression packaged image transmission for telemicroscopy
US6230223B1 (en) 1998-06-01 2001-05-08 Compaq Computer Corporation Dual purpose apparatus method and system for accelerated graphics or second memory interface
US6198850B1 (en) * 1998-06-12 2001-03-06 Xerox Corporation System and method for segmentation dependent lossy and lossless compression for higher quality
US6862278B1 (en) 1998-06-18 2005-03-01 Microsoft Corporation System and method using a packetized encoded bitstream for parallel compression and decompression
US6711709B1 (en) * 1998-06-24 2004-03-23 Unisys Corporation Integrated block checking system for rapid file transfer of compressed data
US5956490A (en) 1998-06-30 1999-09-21 Motorola, Inc. Method, client device, server and computer readable medium for specifying and negotiating compression of uniform resource identifiers
JP4242970B2 (en) 1998-07-09 2009-03-25 富士通株式会社 Data compression method and data compression device
JP2000050268A (en) 1998-07-31 2000-02-18 Minolta Co Ltd Image coding device
US6237054B1 (en) 1998-09-14 2001-05-22 Advanced Micro Devices, Inc. Network interface unit including a microcontroller having multiple configurable logic blocks, with a test/program bus for performing a plurality of selected functions
US6529633B1 (en) * 1998-09-16 2003-03-04 Texas Instruments Incorporated Parallel difference coding method for lossless compression and real time decompression
US6192155B1 (en) 1998-09-16 2001-02-20 Xerox Corporation Systems and methods for reducing boundary artifacts in hybrid compression
US6158000A (en) 1998-09-18 2000-12-05 Compaq Computer Corporation Shared memory initialization method for system having multiple processor capability
US6963608B1 (en) 1998-10-02 2005-11-08 General Instrument Corporation Method and apparatus for providing rate control in a video encoder
US6182125B1 (en) * 1998-10-13 2001-01-30 3Com Corporation Methods for determining sendable information content based on a determined network latency
JP4182571B2 (en) * 1998-10-21 2008-11-19 東栄技工株式会社 Cylinder cover - bore - click - le hole repair method
US6192082B1 (en) * 1998-11-13 2001-02-20 Compaq Computer Corporation Digital television data format conversion with automatic parity detection
US6708220B1 (en) * 1998-11-19 2004-03-16 X/Net Associates, Inc. System and method for in-stream data compression
US9792308B2 (en) 1998-12-11 2017-10-17 Realtime Data, Llc Content estimation data compression
US6195024B1 (en) 1998-12-11 2001-02-27 Realtime Data, Llc Content independent data compression method and system
US6624761B2 (en) * 1998-12-11 2003-09-23 Realtime Data, Llc Content independent data compression method and system
US6300888B1 (en) 1998-12-14 2001-10-09 Microsoft Corporation Entrophy code mode switching for frequency-domain audio coding
US6404931B1 (en) 1998-12-14 2002-06-11 Microsoft Corporation Code book construction for variable to variable length entropy encoding
US6434695B1 (en) 1998-12-23 2002-08-13 Apple Computer, Inc. Computer operating system using compressed ROM image in RAM
US6661845B1 (en) 1999-01-14 2003-12-09 Vianix, Lc Data compression system and method
US6539438B1 (en) 1999-01-15 2003-03-25 Quickflex Inc. Reconfigurable computing system and method and apparatus employing same
US6487640B1 (en) 1999-01-19 2002-11-26 International Business Machines Corporation Memory access request reordering to reduce memory access latency
US6463509B1 (en) * 1999-01-26 2002-10-08 Motive Power, Inc. Preloading data in a cache memory according to user-specified preload criteria
US6356589B1 (en) 1999-01-28 2002-03-12 International Business Machines Corporation Sharing reference data between multiple encoders parallel encoding a sequence of video frames
US6460044B1 (en) 1999-02-02 2002-10-01 Jinbo Wang Intelligent method for computer file compression
US6601104B1 (en) 1999-03-11 2003-07-29 Realtime Data Llc System and methods for accelerated data storage and retrieval
US6604158B1 (en) * 1999-03-11 2003-08-05 Realtime Data, Llc System and methods for accelerated data storage and retrieval
US6185659B1 (en) 1999-03-23 2001-02-06 Storage Technology Corporation Adapting resource use to improve performance in a caching memory system
US6317818B1 (en) 1999-03-30 2001-11-13 Microsoft Corporation Pre-fetching of pages prior to a hard page fault sequence
US6633968B2 (en) 1999-03-30 2003-10-14 Microsoft Corporation Pre-fetching of pages prior to a hard page fault sequence
US6609223B1 (en) 1999-04-06 2003-08-19 Kencast, Inc. Method for packet-level fec encoding, in which on a source packet-by-source packet basis, the error correction contributions of a source packet to a plurality of wildcard packets are computed, and the source packet is transmitted thereafter
US6345307B1 (en) * 1999-04-30 2002-02-05 General Instrument Corporation Method and apparatus for compressing hypertext transfer protocol (HTTP) messages
US7007099B1 (en) 1999-05-03 2006-02-28 Lucent Technologies Inc. High speed multi-port serial-to-PCI bus interface
US6308311B1 (en) 1999-05-14 2001-10-23 Xilinx, Inc. Method for reconfiguring a field programmable gate array from a host
US6597812B1 (en) 1999-05-28 2003-07-22 Realtime Data, Llc System and method for lossless data compression and decompression
US6459429B1 (en) 1999-06-14 2002-10-01 Sun Microsystems, Inc. Segmenting compressed graphics data for parallel decompression and rendering
US6169499B1 (en) 1999-06-19 2001-01-02 Unisys Corporation LZW data compression/decompression apparatus and method with embedded run-length encoding/decoding
US6356937B1 (en) 1999-07-06 2002-03-12 David Montville Interoperable full-featured web-based and client-side e-mail system
JP3812928B2 (en) 1999-07-14 2006-08-23 日立コンピュータ機器株式会社 An external storage device and an information processing system
US6768749B1 (en) 1999-10-14 2004-07-27 Cisco Technology, Inc. Dual-channel communications protocol providing enhanced capabilities for modems
US6851047B1 (en) 1999-10-15 2005-02-01 Xilinx, Inc. Configuration in a configurable system on a chip
DE19950653A1 (en) 1999-10-21 2001-04-26 Bosch Gmbh Robert Operating method for mobile radio network involves configuring protocol instance(s) of first convergence protocol layer depending on configuration request received from second radio station
US6532121B1 (en) 1999-10-25 2003-03-11 Hewlett-Packard Company Compression algorithm with embedded meta-data for partial record operation augmented with expansion joints
US6449658B1 (en) 1999-11-18 2002-09-10 Quikcat.Com, Inc. Method and apparatus for accelerating data through communication networks
US6792151B1 (en) 1999-11-24 2004-09-14 General Electric Company Image data compression employing optimal subregion compression
US7050639B1 (en) 1999-11-24 2006-05-23 General Electric Company Image data compression employing multiple compression code tables
US6452602B1 (en) 1999-12-13 2002-09-17 Ati International Srl Method and apparatus for storing compressed data
US7552069B2 (en) 1999-12-23 2009-06-23 Concept Shopping, Inc. Techniques for optimizing promotion delivery
US6735195B1 (en) 1999-12-29 2004-05-11 Nortel Networks Limited Apparatus and method of minimizing delay of transmissions over a network
JP2003519945A (en) 2000-01-03 2003-06-24 エフェクタ テクノロジーズ コーポレイション Efficient and reversible transform for transmission or storage of data
US7096481B1 (en) 2000-01-04 2006-08-22 Emc Corporation Preparation of metadata for splicing of encoded MPEG video and audio
US7181608B2 (en) 2000-02-03 2007-02-20 Realtime Data Llc Systems and methods for accelerated loading of operating systems and application programs
US20030191876A1 (en) * 2000-02-03 2003-10-09 Fallon James J. Data storewidth accelerator
WO2001063772A1 (en) 2000-02-25 2001-08-30 Physical Optics Corporation Method and apparatus for optimized lossless compression using a plurality of coders
US6388584B1 (en) * 2000-03-16 2002-05-14 Lucent Technologies Inc. Method and apparatus for data compression of network packets
US6392567B2 (en) * 2000-03-31 2002-05-21 Fijitsu Limited Apparatus for repeatedly compressing a data string and a method thereof
US6523102B1 (en) 2000-04-14 2003-02-18 Interactive Silicon, Inc. Parallel compression/decompression system and method for implementation of in-memory compressed cache improving storage density and access speed for industry standard memory subsystems and in-line memory modules
US7089391B2 (en) 2000-04-14 2006-08-08 Quickshift, Inc. Managing a codec engine for memory compression/decompression operations using a data movement engine
US6939541B2 (en) * 2000-04-14 2005-09-06 University Of South Carolina Cloning, overexpression and therapeutic use of bioactive histidine ammonia lyase
WO2001080033A3 (en) 2000-04-17 2002-10-03 Circadence Corp System and method for implementing application -independent functionality within a network infrastructure
US6731814B2 (en) * 2000-05-01 2004-05-04 Xerox Corporation Method for compressing digital documents with control of image quality and compression rate
US6310563B1 (en) 2000-05-12 2001-10-30 International Business Machines Corporation Method and apparatus for enhanced decompressor parsing
US6856651B2 (en) * 2000-07-25 2005-02-15 Peribit Networks, Inc. System and method for incremental and continuous data compression
US6959110B1 (en) 2000-08-17 2005-10-25 Nvidia Corporation Multi-mode texture compression algorithm
US9143546B2 (en) 2000-10-03 2015-09-22 Realtime Data Llc System and method for data feed acceleration and encryption
US7417568B2 (en) * 2000-10-03 2008-08-26 Realtime Data Llc System and method for data feed acceleration and encryption
US8692695B2 (en) 2000-10-03 2014-04-08 Realtime Data, Llc Methods for encoding and decoding data
US6868500B1 (en) * 2000-10-26 2005-03-15 Cypress Semiconductor Corporation Power on reset circuit for a microcontroller
WO2002039591A1 (en) 2000-11-09 2002-05-16 Realtime Data Llc Content independent data compression method and system
US7319667B1 (en) 2000-11-15 2008-01-15 Cisco Technology, Inc. Communication system with priority data compression
DE60144364D1 (en) * 2000-12-14 2011-05-19 Sumitomo Rubber Ind Apparatus and method for tire identification, and apparatus and methods for road condition evaluation
US20020078241A1 (en) 2000-12-15 2002-06-20 Alfy, Inc. Method of accelerating media transfer
US6888893B2 (en) * 2001-01-05 2005-05-03 Microsoft Corporation System and process for broadcast and communication with very low bit-rate bi-level or sketch video
US6670894B2 (en) 2001-02-05 2003-12-30 Carsten Mehring System and method for keyboard independent touch typing
US6606040B2 (en) 2001-02-13 2003-08-12 Mosaid Technologies, Inc. Method and apparatus for adaptive data compression
US7386046B2 (en) 2001-02-13 2008-06-10 Realtime Data Llc Bandwidth sensitive data compression and decompression
US7069342B1 (en) 2001-03-01 2006-06-27 Cisco Technology, Inc. Communication system with content-based data compression
US20030030575A1 (en) * 2001-05-07 2003-02-13 Harmonic Data Systems Ltd. Lossless data compression
WO2002093358A1 (en) * 2001-05-17 2002-11-21 Cyber Operations, Llc System and method for encoding and decoding data files
US6756922B2 (en) 2001-05-21 2004-06-29 International Business Machines Corporation Method and system for compression of a set of mostly similar strings allowing fast retrieval
US6909745B1 (en) 2001-06-05 2005-06-21 At&T Corp. Content adaptive video encoder
US6704840B2 (en) * 2001-06-19 2004-03-09 Intel Corporation Computer system and method of computer initialization with caching of option BIOS
US7565441B2 (en) * 2001-07-23 2009-07-21 Romanik Philip B Image transfer and archival system
US6723225B2 (en) 2001-07-31 2004-04-20 The United States Of America As Represented By The Secretary Of The Navy Automobile engine disabling device
US7024460B2 (en) * 2001-07-31 2006-04-04 Bytemobile, Inc. Service-based compression of content within a network communication system
US6650261B2 (en) 2001-09-06 2003-11-18 Xerox Corporation Sliding window compression method utilizing defined match locations
US6577254B2 (en) 2001-11-14 2003-06-10 Hewlett-Packard Development Company, L.P. Data compression/decompression system
JP3778087B2 (en) * 2002-01-18 2006-05-24 富士ゼロックス株式会社 Data encoding device and data decoding device
US6944740B2 (en) * 2002-03-27 2005-09-13 International Business Machines Corporation Method for performing compressed I/O with memory expansion technology
US6813689B2 (en) 2002-03-29 2004-11-02 Emc Corporation Communications architecture for a high throughput storage processor employing extensive I/O parallelization
US6547169B1 (en) * 2002-06-25 2003-04-15 Case Corporation Crop residue spreader for an agricultural combine
WO2004034589A9 (en) * 2002-10-05 2004-07-15 Digital Fountain Inc Systematic encoding and decoding of chain reaction codes
US7079051B2 (en) 2004-03-18 2006-07-18 James Andrew Storer In-place differential compression
US7496586B1 (en) 2004-05-26 2009-02-24 Sun Microsystems, Inc. Method and apparatus for compressing data in a file system
WO2006062993A3 (en) 2004-12-09 2007-07-19 Massachusetts Inst Technology Lossy data compression exploiting distortion side information
US7102544B1 (en) * 2005-05-31 2006-09-05 Altera Corporation Method and system for improving memory interface data integrity in PLDs
US7548657B2 (en) 2005-06-25 2009-06-16 General Electric Company Adaptive video compression of graphical user interfaces using application metadata
US7460032B2 (en) 2005-10-27 2008-12-02 Evault, Inc. Methods and apparatus for performing adaptive compression
WO2008087466A1 (en) 2007-01-17 2008-07-24 Rosen Stefanov Run-length encoding of binary sequences followed by two independent compressions
US20100011012A1 (en) 2008-07-09 2010-01-14 Rawson Andrew R Selective Compression Based on Data Type and Client Capability
US8004431B2 (en) 2008-12-09 2011-08-23 Qualcomm Incorporated Fast parsing of variable-to-fixed-length codes
JP6051989B2 (en) 2013-03-21 2016-12-27 マツダ株式会社 Cooling system for an engine

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6172936B2 (en) *
US5263168A (en) * 1991-06-03 1993-11-16 Motorola, Inc. Circuitry for automatically entering and terminating an initialization mode in a data processing system in response to a control signal
US5355498A (en) * 1992-02-25 1994-10-11 Sun Microsystems, Inc. Method and apparatus for booting a computer system without loading a device driver into memory
US5781767A (en) * 1993-12-03 1998-07-14 Hitachi, Ltd. Package blocking method for a storage system having a bus common to a plurality of kinds of groups of packages
US6073232A (en) * 1997-02-25 2000-06-06 International Business Machines Corporation Method for minimizing a computer's initial program load time after a system reset or a power-on using non-volatile storage
US6105130A (en) * 1997-12-23 2000-08-15 Adaptec, Inc. Method for selectively booting from a desired peripheral device
US6172936B1 (en) * 1998-05-28 2001-01-09 Fujitsu Limited Memory circuit
US6513113B1 (en) * 1998-06-19 2003-01-28 Ricoh Company, Ltd. Electronic instrument adapted to be selectively booted either from externally-connectable storage unit or from internal nonvolatile rewritable memory
US6330622B1 (en) * 1998-10-23 2001-12-11 Intel Corporation Direct processor access via an external multi-purpose interface
US6272627B1 (en) * 1998-10-30 2001-08-07 Ati International Srl Method and apparatus for booting up a computing system with enhanced graphics
US6282641B1 (en) * 1998-11-18 2001-08-28 Phoenix Technologies Ltd. System for reconfiguring a boot device by swapping the logical device number of a user selected boot drive to a currently configured boot drive
US6272628B1 (en) * 1998-12-14 2001-08-07 International Business Machines Corporation Boot code verification and recovery
US6449682B1 (en) * 1999-06-18 2002-09-10 Phoenix Technologies Ltd. System and method for inserting one or more files onto mass storage
US6539456B2 (en) * 1999-10-13 2003-03-25 Intel Corporation Hardware acceleration of boot-up utilizing a non-volatile disk cache

Cited By (101)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8502707B2 (en) 1998-12-11 2013-08-06 Realtime Data, Llc Data compression systems and methods
US9054728B2 (en) 1998-12-11 2015-06-09 Realtime Data, Llc Data compression systems and methods
US8933825B2 (en) 1998-12-11 2015-01-13 Realtime Data Llc Data compression systems and methods
US8643513B2 (en) 1998-12-11 2014-02-04 Realtime Data Llc Data compression systems and methods
US8717203B2 (en) 1998-12-11 2014-05-06 Realtime Data, Llc Data compression systems and methods
US7714747B2 (en) 1998-12-11 2010-05-11 Realtime Data Llc Data compression systems and methods
US8756332B2 (en) 1999-03-11 2014-06-17 Realtime Data Llc System and methods for accelerated data storage and retrieval
US8719438B2 (en) 1999-03-11 2014-05-06 Realtime Data Llc System and methods for accelerated data storage and retrieval
US8275897B2 (en) 1999-03-11 2012-09-25 Realtime Data, Llc System and methods for accelerated data storage and retrieval
US8504710B2 (en) 1999-03-11 2013-08-06 Realtime Data Llc System and methods for accelerated data storage and retrieval
US9116908B2 (en) 1999-03-11 2015-08-25 Realtime Data Llc System and methods for accelerated data storage and retrieval
US8112619B2 (en) 2000-02-03 2012-02-07 Realtime Data Llc Systems and methods for accelerated loading of operating systems and application programs
US9792128B2 (en) 2000-02-03 2017-10-17 Realtime Data, Llc System and method for electrical boot-device-reset signals
US8090936B2 (en) 2000-02-03 2012-01-03 Realtime Data, Llc Systems and methods for accelerated loading of operating systems and application programs
US8880862B2 (en) 2000-02-03 2014-11-04 Realtime Data, Llc Systems and methods for accelerated loading of operating systems and application programs
US20020016917A1 (en) * 2000-08-04 2002-02-07 Tomohiko Kitamura System integrated circuit
US9141992B2 (en) 2000-10-03 2015-09-22 Realtime Data Llc Data feed acceleration
US7777651B2 (en) 2000-10-03 2010-08-17 Realtime Data Llc System and method for data feed acceleration and encryption
US8692695B2 (en) 2000-10-03 2014-04-08 Realtime Data, Llc Methods for encoding and decoding data
US9859919B2 (en) 2000-10-03 2018-01-02 Realtime Data Llc System and method for data compression
US8723701B2 (en) 2000-10-03 2014-05-13 Realtime Data Llc Methods for encoding and decoding data
US9667751B2 (en) 2000-10-03 2017-05-30 Realtime Data, Llc Data feed acceleration
US8742958B2 (en) 2000-10-03 2014-06-03 Realtime Data Llc Methods for encoding and decoding data
US8717204B2 (en) 2000-10-03 2014-05-06 Realtime Data Llc Methods for encoding and decoding data
US9143546B2 (en) 2000-10-03 2015-09-22 Realtime Data Llc System and method for data feed acceleration and encryption
US8867610B2 (en) 2001-02-13 2014-10-21 Realtime Data Llc System and methods for video and audio data distribution
US8073047B2 (en) 2001-02-13 2011-12-06 Realtime Data, Llc Bandwidth sensitive data compression and decompression
US8929442B2 (en) 2001-02-13 2015-01-06 Realtime Data, Llc System and methods for video and audio data distribution
US8934535B2 (en) 2001-02-13 2015-01-13 Realtime Data Llc Systems and methods for video and audio data storage and distribution
US9762907B2 (en) 2001-02-13 2017-09-12 Realtime Adaptive Streaming, LLC System and methods for video and audio data distribution
US8054879B2 (en) 2001-02-13 2011-11-08 Realtime Data Llc Bandwidth sensitive data compression and decompression
US8553759B2 (en) 2001-02-13 2013-10-08 Realtime Data, Llc Bandwidth sensitive data compression and decompression
US9769477B2 (en) 2001-02-13 2017-09-19 Realtime Adaptive Streaming, LLC Video data compression systems
US20030135729A1 (en) * 2001-12-14 2003-07-17 I/O Integrity, Inc. Apparatus and meta data caching method for optimizing server startup performance
US20030142561A1 (en) * 2001-12-14 2003-07-31 I/O Integrity, Inc. Apparatus and caching method for optimizing server startup performance
US20050146970A1 (en) * 2001-12-19 2005-07-07 Kabushiki Kaisha Toshiba Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US7123526B2 (en) 2001-12-19 2006-10-17 Kabushiki Kaisha Toshiba Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US20070008803A1 (en) * 2001-12-19 2007-01-11 Kabushiki Kaisha Toshiba Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US7372761B2 (en) 2001-12-19 2008-05-13 Kabushiki Kaisha Toshiba Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US20030133338A1 (en) * 2001-12-19 2003-07-17 Kazushige Kanda Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US7016241B2 (en) 2001-12-19 2006-03-21 Kabushiki Kaisha Toshiba Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US6870786B2 (en) 2001-12-19 2005-03-22 Kabushiki Kaisha Toshiba Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US20060120168A1 (en) * 2001-12-19 2006-06-08 Kabushiki Kaisha Toshiba Semiconductor device, nonvolatile semiconductor memory, system including a plurality of semiconductor devices or nonvolatile semiconductor memories, electric card including semiconductor device or nonvolatile semiconductor memory, and electric device with which this electric card can be used
US7774777B2 (en) * 2002-06-17 2010-08-10 Robert Bosch Gmbh Method, real-time computation device, and initialization program for partial initialization of a computer program executable on the computation device
US20030233390A1 (en) * 2002-06-17 2003-12-18 Robert Bosch Gmbh Method, real-time computation device, and initialization program for partial initialization of a computer program executable on the computation device
US20110173429A1 (en) * 2002-06-27 2011-07-14 Hollis William K Method and apparatus to minimize computer apparatus initial program load and exit/shut down processing
US7299346B1 (en) 2002-06-27 2007-11-20 William K. Hollis Method and apparatus to minimize computer apparatus initial program load and exit/shut down processing
USRE42936E1 (en) 2002-06-27 2011-11-15 Hollis William K Method and apparatus to minimize computer apparatus initial program load and exit/shut down processing
US20040003082A1 (en) * 2002-06-28 2004-01-01 International Business Machines Corporation System and method for prevention of boot storms in a computer network
US7415519B2 (en) * 2002-06-28 2008-08-19 Lenovo (Singapore) Pte. Ltd. System and method for prevention of boot storms in a computer network
US20040059905A1 (en) * 2002-09-19 2004-03-25 Soulier George R. Method and apparatus for short-power cycle detection
US8751452B2 (en) 2003-05-23 2014-06-10 Ip Reservoir, Llc Intelligent data storage and processing using FPGA devices
US8768888B2 (en) 2003-05-23 2014-07-01 Ip Reservoir, Llc Intelligent data storage and processing using FPGA devices
US8620881B2 (en) 2003-05-23 2013-12-31 Ip Reservoir, Llc Intelligent data storage and processing using FPGA devices
US9176775B2 (en) 2003-05-23 2015-11-03 Ip Reservoir, Llc Intelligent data storage and processing using FPGA devices
US20110016032A1 (en) * 2003-11-05 2011-01-20 Chicago Mercantile Exchange Inc. Market data message format
US8560443B2 (en) 2003-11-05 2013-10-15 Chicago Mercantile Exchange, Inc. Distribution of market data
US8626625B2 (en) 2003-11-05 2014-01-07 Chicago Mercantile Exchange Inc. Trade engine processing of mass quote messages and resulting production of market data
US8229820B2 (en) 2003-11-05 2012-07-24 Chicago Mercantile Exchange Inc. Market data message format
US20050096999A1 (en) * 2003-11-05 2005-05-05 Chicago Mercantile Exchange Trade engine processing of mass quote messages and resulting production of market data
US7831491B2 (en) 2003-11-05 2010-11-09 Chicago Mercantile Exchange Inc. Market data message format
US8341056B2 (en) 2003-11-05 2012-12-25 Chicago Mercantile Exchange Inc. Distribution of market data
US9659330B2 (en) 2003-11-05 2017-05-23 Chicago Mercantile Exchange, Inc. Distribution of market data
US7376822B2 (en) * 2003-12-23 2008-05-20 Samsung Electronics Co., Ltd. Method of initializing multiple devices using job scheduler
US20050149938A1 (en) * 2003-12-23 2005-07-07 Samsung Electronics Co., Ltd Method of initializing multiple devices using job scheduler
WO2007012921A2 (en) * 2005-07-27 2007-02-01 Adaptec, Inc. Parity update footprints kept on disk
US20070028136A1 (en) * 2005-07-27 2007-02-01 Adaptec, Inc. Parity update footprints kept on disk
WO2007012921A3 (en) * 2005-07-27 2007-03-01 Adaptec Inc Parity update footprints kept on disk
US8379841B2 (en) 2006-03-23 2013-02-19 Exegy Incorporated Method and system for high throughput blockwise independent encryption/decryption
US8737606B2 (en) 2006-03-23 2014-05-27 Ip Reservoir, Llc Method and system for high throughput blockwise independent encryption/decryption
US20070237327A1 (en) * 2006-03-23 2007-10-11 Exegy Incorporated Method and System for High Throughput Blockwise Independent Encryption/Decryption
US8983063B1 (en) 2006-03-23 2015-03-17 Ip Reservoir, Llc Method and system for high throughput blockwise independent encryption/decryption
US20070260865A1 (en) * 2006-03-31 2007-11-08 Hon Hai Precision Industry Co., Ltd. Boot control apparatus and method
US7676667B2 (en) * 2006-03-31 2010-03-09 Hon Hai Precision Industry Co., Ltd. Boot control apparatus and method
US8458081B2 (en) 2006-06-19 2013-06-04 Exegy Incorporated High speed processing of financial information using FPGA devices
US8843408B2 (en) 2006-06-19 2014-09-23 Ip Reservoir, Llc Method and system for high speed options pricing
US20110184844A1 (en) * 2006-06-19 2011-07-28 Exegy Incorporated High Speed Processing of Financial Information Using FPGA Devices
US9582831B2 (en) 2006-06-19 2017-02-28 Ip Reservoir, Llc High speed processing of financial information using FPGA devices
US8655764B2 (en) 2006-06-19 2014-02-18 Ip Reservoir, Llc High speed processing of financial information using FPGA devices
US8595104B2 (en) 2006-06-19 2013-11-26 Ip Reservoir, Llc High speed processing of financial information using FPGA devices
US8478680B2 (en) 2006-06-19 2013-07-02 Exegy Incorporated High speed processing of financial information using FPGA devices
US8626624B2 (en) 2006-06-19 2014-01-07 Ip Reservoir, Llc High speed processing of financial information using FPGA devices
US8407122B2 (en) 2006-06-19 2013-03-26 Exegy Incorporated High speed processing of financial information using FPGA devices
US8600856B2 (en) 2006-06-19 2013-12-03 Ip Reservoir, Llc High speed processing of financial information using FPGA devices
US9672565B2 (en) 2006-06-19 2017-06-06 Ip Reservoir, Llc High speed processing of financial information using FPGA devices
US8326819B2 (en) 2006-11-13 2012-12-04 Exegy Incorporated Method and system for high performance data metatagging and data indexing using coprocessors
US9323794B2 (en) 2006-11-13 2016-04-26 Ip Reservoir, Llc Method and system for high performance pattern indexing
US20100162228A1 (en) * 2007-03-14 2010-06-24 Frank Springer Operating method for an automation engineering component, and an automation engineering component
US20090182683A1 (en) * 2008-01-11 2009-07-16 Exegy Incorporated Method and System for Low Latency Basket Calculation
US8762249B2 (en) 2008-12-15 2014-06-24 Ip Reservoir, Llc Method and apparatus for high-speed processing of financial market depth data
US8768805B2 (en) 2008-12-15 2014-07-01 Ip Reservoir, Llc Method and apparatus for high-speed processing of financial market depth data
US8918629B2 (en) * 2009-08-25 2014-12-23 Samsung Electronics Co., Ltd. Method and apparatus for controlling operation of booting video image reproducing apparatus
US20110055538A1 (en) * 2009-08-25 2011-03-03 Samsung Electronics Co., Ltd. Method and apparatus for controlling operation of booting video image reproducing apparatus
US20130238887A1 (en) * 2010-11-29 2013-09-12 Thomson Licensing Method and device for distinguishing between cold boot and warm boot
US9207950B2 (en) * 2010-11-29 2015-12-08 Thomson Licensing Method and device for distinguishing between cold boot and warm boot and setting a data to make it fail to determine the boot type as warm boot
US9858086B2 (en) * 2011-10-26 2018-01-02 Hewlett-Packard Development Company, L.P. Load boot data
US9274805B2 (en) * 2012-02-24 2016-03-01 Qualcomm Incorporated System and method for thermally aware device booting
CN104220983A (en) * 2012-02-24 2014-12-17 高通股份有限公司 System and method for thermally aware device booting
US20130227261A1 (en) * 2012-02-24 2013-08-29 Qualcomm Incorporated System and Method For Thermally Aware Device Booting
US9329873B2 (en) 2012-04-12 2016-05-03 Tencent Technology (Shenzhen) Company Limited Method and device, terminal and computer readable medium for accelerating startup of operating system
US9563381B2 (en) * 2015-01-11 2017-02-07 Storone Ltd. Method of controlling volatile memory and system thereof

Also Published As

Publication number Publication date Type
US20070043939A1 (en) 2007-02-22 application
US8090936B2 (en) 2012-01-03 grant
WO2001057659A3 (en) 2002-07-18 application
US20120239921A1 (en) 2012-09-20 application
US20010052038A1 (en) 2001-12-13 application
US20150268969A1 (en) 2015-09-24 application
WO2001057659A2 (en) 2001-08-09 application
US6748457B2 (en) 2004-06-08 grant
WO2001057642A2 (en) 2001-08-09 application
EP1242880A2 (en) 2002-09-25 application
EP1179194A1 (en) 2002-02-13 application
WO2001057642A3 (en) 2002-05-02 application
US20110231642A1 (en) 2011-09-22 application
EP2053498A2 (en) 2009-04-29 application
US7181608B2 (en) 2007-02-20 grant
US8112619B2 (en) 2012-02-07 grant
US20070083746A1 (en) 2007-04-12 application
US8880862B2 (en) 2014-11-04 grant
US9792128B2 (en) 2017-10-17 grant
EP2053498A3 (en) 2010-09-01 application
US20020069354A1 (en) 2002-06-06 application

Similar Documents

Publication Publication Date Title
US5805834A (en) Hot reconfigurable parallel bus bridging circuit
US5519851A (en) Portable PCMCIA interface for a host computer
US6033441A (en) Method and apparatus for synchronizing data transfer
US6338107B1 (en) Method and system for providing hot plug of adapter cards in an expanded slot environment
US6889331B2 (en) Dynamic voltage control method and apparatus
US6243831B1 (en) Computer system with power loss protection mechanism
US4519028A (en) CPU with multi-stage mode register for defining CPU operating environment including charging its communications protocol
US6510400B1 (en) Temperature control circuit for central processing unit
US6081850A (en) Storing dynamically loaded device drivers on a mass storage device to support access to removable computer cards
US6868500B1 (en) Power on reset circuit for a microcontroller
US6185642B1 (en) Bus for high frequency operation with backward compatibility and hot-plug ability
US5572683A (en) Firmware selectable address location and size for cis byte and ability to choose between common memory mode and audio mode by using two external pins
US6415387B1 (en) Low power mode computer with simplified power supply
US5608876A (en) Add-in board with enable-disable expansion ROM for PCI bus computers
US6253319B1 (en) Method and apparatus for restoring a computer to a clear CMOS configuration
US6665163B2 (en) Method for controlling fan in computer system
US6574695B1 (en) System and method for providing hot swap capability using existing circuits and drivers with minimal changes
US5964855A (en) Method and system for enabling nondisruptive live insertion and removal of feature cards in a computer system
US6272584B1 (en) System board with consolidated EEPROM module
US6647512B1 (en) Method for restoring CMOS in a jumperless system
US5798951A (en) Method and apparatus for automatic un-preconditioned insertion/removal capability between a notebook computer and a docking station
US5761460A (en) Reconfigurable dual master IDE interface
US6158000A (en) Shared memory initialization method for system having multiple processor capability
US20030226004A1 (en) Remotely controlled boot settings in a server blade environment
US20120102344A1 (en) Function based dynamic power control

Legal Events

Date Code Title Description
AS Assignment

Owner name: REALTIME DATA, LLC, NEW YORK

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FALLON, JAMES J.;REEL/FRAME:011524/0776

Effective date: 20010201