US20010040270A1 - Inductance device formed on semiconductor substrate - Google Patents
Inductance device formed on semiconductor substrate Download PDFInfo
- Publication number
- US20010040270A1 US20010040270A1 US09/791,859 US79185901A US2001040270A1 US 20010040270 A1 US20010040270 A1 US 20010040270A1 US 79185901 A US79185901 A US 79185901A US 2001040270 A1 US2001040270 A1 US 2001040270A1
- Authority
- US
- United States
- Prior art keywords
- belt
- inductance device
- semiconductor substrate
- substrate
- conductive film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 101
- 239000004065 semiconductor Substances 0.000 title claims abstract description 51
- 239000012535 impurity Substances 0.000 claims abstract description 37
- 238000004804 winding Methods 0.000 claims description 18
- 239000000463 material Substances 0.000 claims description 9
- 239000004020 conductor Substances 0.000 claims description 4
- 238000002347 injection Methods 0.000 claims description 3
- 239000007924 injection Substances 0.000 claims description 3
- 229910052760 oxygen Inorganic materials 0.000 claims description 3
- 239000001301 oxygen Substances 0.000 claims description 3
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims 1
- 239000010408 film Substances 0.000 description 73
- 230000004907 flux Effects 0.000 description 7
- 238000000034 method Methods 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 3
- 238000009413 insulation Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- -1 oxygen ion Chemical class 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- HSFWRNGVRCDJHI-UHFFFAOYSA-N alpha-acetylene Natural products C#C HSFWRNGVRCDJHI-UHFFFAOYSA-N 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000003486 chemical etching Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 229920001197 polyacetylene Polymers 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000000992 sputter etching Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L28/00—Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
- H01L28/10—Inductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F17/00—Fixed inductances of the signal type
- H01F17/0006—Printed inductances
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
Definitions
- the present invention relates to an inductance device, formed on a semiconductor substrate, which constitutes an integrated circuit, and in particular to an inductance device for which there is a small loss and a small inductance reduction.
- the inductance device is generally provided by depositing an aluminum, belt-like spiral or coil shaped conductive film on an insulating film formed on the surface of a semiconductor substrate.
- an eddy current which prevents a change in the magnetic flux generated when a current flows across the inductance device, is generated in the semiconductor substrate so that the characteristic of the inductance device has a loss.
- the semiconductor substrate including impurities has a low resistance and thus serves as a short-circuited secondary coil in a high-frequency area.
- the loss caused due to the presence of the secondary coil is noticeable, particularly in a high-frequency area, and several methods for preventing the occurrence of an eddy current in the semiconductor substrate have been proposed.
- Japanese Unexamined Patent Publication No. Japanese Unexamined Patent Publication No.
- Hei 7-183468 for example, a method is described wherein a plurality of PN junctions are formed at the surface of a silicon semiconductor substrate, and the effect of an eddy current is limited by using depletion layers generated at the PN junctions. In other words, the passage of an eddy current across the surface of the semiconductor substrate is interdicted by a plurality of depletion layers, so that the eddy current can be reduced. Furthermore, in Japanese Unexamined Patent Publication No.
- Hei 7-235640 a method is proposed wherein a plurality of PN junctions are formed at the surface of a silicon semiconductor substrate and a controlled inverted bias voltage is applied to the PN junctions, and capacitors provided by depletion layers formed at the junctions are employed to form a composite LC circuit device.
- the occurrence of an eddy current is also inhibited by using the depletion layers which are formed at the surface of the substrate.
- FIG. 6 is a diagram illustrating the structure of such a conventional inductance device.
- N-type impurity areas 14 are formed at the surface of a P-type semiconductor substrate 10 , and a plurality of PN junctions are formed at the surface of the semiconductor substrate 10 .
- An insulating film 12 is deposited on the surface of the semiconductor substrate 10 , and a belt-like conductive film 16 having a spiral shape is formed thereon.
- One end 16 A of the belt-like conductive film is connected to a line (not shown) and the other end 16 B is connected to a lower line 18 formed in the insulating film 12 .
- a current flows from one end of the belt-like conductive film 16 to the other end in the direction indicated by an arrow 22 , magnetic flux is induced in the spiral wiring.
- depletion layers are formed at the PN junctions in the structure shown in FIG. 6, a greater number of depletion layers are formed at the obverse surface of the substrate 10 , the resistance for the eddy current, generated in the semiconductor substrate 10 with respect to the magnetic flux, which is generated by the inductance device constituted by the belt-like conductive film 16 , is increased, and the eddy current can be inhibited so that a loss due to the eddy current and a reduction of the inductance can be prevented.
- the semiconductor substrate 10 on which the integrated circuit is mounted has itself a high impurity density, the width of the depletion layer that extends naturally between the PN junctions formed at the surface is not very great. As a result, at most a thin depletion layer is formed along the PN junctions. Therefore, the entire surface of the substrate 10 is not depleted, and as is described above, the prior art can provide an effect whereby only the resistance is reduced in an area where an eddy current occurs.
- the density of the impurities in the substrate 10 is comparatively high, and a resistance Rs inside the substrate 10 is comparatively low.
- a resistance rn in the N-type impurity areas 14 formed in the surface of the substrate 10 is also comparatively low.
- a capacitor provided by the PN junction and the insulating film 12 are electrically connected to an inductance device L, and affects its characteristic.
- the inductance device which is the belt-like conductive film 16 , serves as the primary coil, and the path of the eddy current in the substrate 10 serves as a secondary coil, in order to reduce the loss incurred by the inductance device and to improve its characteristic, the strength of the insulation between the coils must be increased and the effective relative inductance between the coils must be reduced.
- a plurality of PN junctions are formed at the surface of a semiconductor substrate under a belt-like conductive film having a spiral shape which constitutes an inductance device.
- An inverted bias voltage is applied to the PN junctions, and the surface of the substrate is completely depleted. Since the inverted bias voltage is applied to the PN junctions, even though the impurity density of the surface of the substrate is high and the adjacent PN junctions are separated to a degree, the extension of the depletion layers can be increased and complete depletion of the surface of the substrate can be achieved.
- a thick insulating area is formed by oxygen ion injection in the surface of a substrate under a belt-like conductive film in a spiral shape which constitutes an inductance device.
- the insulating area is thicker than the thin insulating film used for wiring which is formed on an ordinary integrated circuit device area. Because of the thick insulating area, the substantial mutual inductance between the first coil, which is the inductance device, and the second coil, which is the path for an eddy current in the semiconductor substrate, can be reduced. In addition, since better insulation can be obtained than when the surface of the substrate is completely depleted using the PN junctions, the loss of the inductance device is small.
- a slit extending in a direction of coil winding is formed in a belt-like conductive film having a coil shape, so that the belt-like conductive film is constructed by a plurality of parallel wires which extend in the direction of the coil winding.
- a belt-like conductive film formed in a coil shape is made of an anisotropic conductive material whose conductivity in the direction of the coil winding is higher than its conductivity in a direction perpendicular to that of the coil winding.
- the belt-like conductive film is made, for example, of an oxide superconducting material or an organic conducting material, the conductivity in the direction of the coil winding will be high and the conductivity in the perpendicular direction will be low.
- this material is employed for the belt-like conductive film, an increase in the resistance of the conductive film in the direction of the coil winding can be avoided and an internally occurred eddy current can be reduced.
- FIG. 1 is a diagram illustrating the structure of an inductance device according to one embodiment of the present invention
- FIG. 2 is a detailed cross-sectional view of the inductance device in FIG. 1 upon the application of an inverted bias voltage
- FIG. 3 is a cross-sectional view of an inductance device according to another embodiment of the present invention.
- FIG. 4 is a partial cross-sectional perspective view of the inductance device shown in FIG. 3;
- FIG. 5 is a plan view of the structure of another inductance device
- FIG. 6 is a diagram illustrating the structure of a conventional inductance device.
- FIG. 7 is a diagram showing an equivalent circuit for FIG. 6.
- FIG. 1 is a diagram illustrating the structure of an inductance device according to one embodiment of the present invention.
- a plurality of N-type impurity areas 14 are formed in the surface of a P-type semiconductor substrate 10 so that a plurality of P-N junctions are formed at the surface.
- an N-type embedded impurity area 30 having a higher impurity density is formed inside the semiconductor substrate 10 .
- High energy ion injection for example, can be employed to form the embedded impurity area 30 .
- the embedded impurity area 30 is introduced to the surface of the substrate 10 through an N-type impurity area 32 , which is formed at the same time as the N-type impurity areas 14 .
- An inverted bias voltage V is applied to the PN junctions between the P-type semiconductor substrate 10 and the N-type impurity areas 14 .
- the inverted bias voltage V is such a level that the depletion layers extending outward from the PN junctions at the surface of the substrate 10 can be linked.
- FIG. 2 is a detailed cross-sectional view of the inductance device in FIG. 1 at the time of the application of the inverted bias voltage.
- an impurity density 14 N of the N-type impurity area 14 is low at the surface of the substrate 10 and becomes progressively higher moving inward from the surface of the substrate 10
- an impurity density 30 N of the embedded impurity area 30 is higher than that of the N-type impurity area 14 .
- the inverted bias voltage V which is to be applied between the PN junctions at the surface of the substrate 10 , is transmitted from a conductive layer 33 on the surface of the substrate 10 , through an N-type impurity area 32 and the N-type embedded impurity area 30 , and is applied to the N-type impurity areas 14 which form the PN junctions under the inductance device 16 . Therefore, the depletion layers, which extend from the PN junctions, are spread as is indicated by the broken lines. That is, the extensions of the depletion layers close to the surface of the substrate 10 are large and the depletion layers which extend from the adjacent PN junctions are linked together, so that the surface of the substrate 10 is completely depleted.
- the voltage applied from the embedded impurity area 30 inside the substrate 10 is effectively applied to the surface after passing through a perpendicular non-depleted area in the impurity areas 14 (an N-type semiconductor area), so that the complete depletion at the surface of the substrate 10 is ensured.
- N type impurity areas 14 are formed, in plan view, in the surface of the P-type semiconductor substrate 10 ; however, the present invention is not limited to this arrangement; N impurity areas may be arranged in a lattice shape, or minute areas may be arranged in a matrix shape. So long as more PN junctions are terminated at the surface of the substrate 10 , the entire surface of the substrate can be easily depleted by using depletion layers extending from the PN junctions.
- a belt-like and coil shaped conductive film 16 which constitutes the inductance device, is formed on an insulating film 12 covering the area where the PN junctions are formed.
- the belt-like conductive film 16 includes a slit 34 extending in the direction of the coil winding.
- the structure of the belt-like conductive film 16 is constituted by a plurality of wires connected in parallel and extended in the direction of the coil winding.
- the slit 34 is formed in the belt-like conductive film 16 , an eddy current generated in the belt-like conductive film 16 can be reduced, even when there is a current flowing between the ends 16 A and 16 B of the belt-like conductive film 16 .
- the belt-like conductive film 16 which constitutes the inductance device, must have a specific width so that the film 16 does not include an inductance element. If the line width is too great for such purpose, however, many magnetic fluxes will pass through the coil, particularly its internal portion, and an associated eddy current will be generated in the belt-like conductive film 16 . In this embodiment, therefore, the slit 34 is formed in the belt-like conductive film 16 to inhibit the occurrence of eddy currents.
- FIG. 3 is a cross-sectional view of an inductance device according to another embodiment of the present invention.
- a belt-like conductive film 16 constituting an inductance device
- an MOS transistor 42 constituting an integrated circuit.
- the common MOS transistor 42 includes N-type source-drain areas 43 formed at the surface of a P-type substrate 10 ; a gate electrode 44 formed on a gate oxide film; and a wiring layer 45 introduced onto an insulating film 12 deposited on the surface of the substrate 10 .
- the insulating film 12 is a silicon dioxide film formed, for example, using a CVD method, and its overall thickness is at most approximately 5000 A.
- a thick insulating area 40 is formed which extends inward from the surface of the substrate 10 .
- a simox method a method which is used to form an SOI (Silicon On Insulator) structure on a semiconductor substrate.
- oxygen ions are injected into the surface of the substrate 10 , so that a thick area extending inward from the surface of the semiconductor silicon substrate 10 can be changed to a silicon dioxide area 40 . Therefore, the thickness of the insulating film 40 is, for example, equal to or greater than 1000 A, and is considerably thicker than the wiring insulating film 12 on the common integrated circuit device.
- the belt-like conductive film 16 is completely insulated from the semiconductor area inside the substrate 10 . Furthermore, the distance between the two can be extended, and the mutual inductance between the primary coil, provided by the belt-like conductive film 16 , and the secondary coil, provided by an eddy current generated inside the substrate 10 , can be reduced. In addition, the generation of an eddy current in the substrate 10 is also restricted.
- FIG. 4 is a partial cross-sectional perspective view of the inductance device in FIG. 3.
- the thick insulating area 40 is formed below the belt-like conductive film 16 .
- a plurality of slits 34 are formed in the internal portion of the coil shape of the belt-like conductive film 16 . Since the slits 34 are formed in the internal portion of the coil wherein a high magnetic flux density is generated when a current flows across the belt-like conductive film 16 , the generation of an eddy current in the belt-like conductive film 16 can be more efficiently reduced.
- FIG. 5 is a plan view of the structure of another example inductance device.
- a belt-like conductive film constituting the inductance device is made of a material having an anisotropic conductivity in which the conductivity in the direction of the coil winding is larger than the conductivity in the perpendicular direction, in order to reduce an eddy current which is generated in the belt-like conductive film.
- the material can be, for example, a ceramic oxide superconductive material such as Y 2 Ba 4 Cu 7 O 15 or LaBa 2 Cu 3 O 7 , or an organic conductive material such as polyacetylene.
- a thin film made of one of these materials is formed by sputtering or reactive evaporation, and is processed into a desirable shape by chemical etching or ion etching, so that its conductivity in a specific direction is greater than its conductivity perpendicular to the specific direction.
- the coil shape of the belt-like conductive film is constituted by horizontal lower layer wires 161 , 163 , 165 and 167 and vertical upper layer wires 160 , 162 , 164 and 166 .
- an anisotropic conductive layer for lower layer wiring is formed and is etched into a pattern in the horizonal direction in FIG. 5 to form the lower layer wires 161 , 163 , 165 and 167 .
- an insulating layer is formed thereon and via holes are formed to connect between the upper and the lower layers.
- an anisotropic conductive layer for the upper layer wiring is formed, and is etched into a pattern in the vertical direction in FIG. 5 to form the upper layer wires 160 , 162 , 164 and 166 .
- the coil shaped belt-like conductive film is provided which extends from one end 16 A to the other end 16 B.
- the conductivity of the lower layer wires 161 , 163 , 165 and 167 in the direction of the coil winding indicated by arrows (horizontal direction) in FIG. 5 is higher than the conductivity perpendicular to that direction.
- the conductivity of the upper layer wires 160 , 162 , 164 and 166 in the direction of the coil winding indicated by arrows (vertical direction) in FIG. 5 is higher than the conductivity perpendicular to that direction. Therefore, the belt-like conductive film of the inductance device in FIG. 5 can reduce an eddy current generated therein, without sacrificing the conductivity in the direction of the coil winding.
- a plurality of PN junctions are formed at the surface of the substrate below a belt-like conductive film which constitutes the inductance device, and the inverted bias voltage is applied to the PN junctions to completely deplete the surface of the substrate. Therefore, an eddy current that is generated at the surface of the substrate can be reduced. Furthermore, the relative inductance between the primary coil provided by the belt-like conductive film on the surface of the substrate and the secondary coil provided by an eddy current generated inside the substrate can be reduced. Thus, a loss in the characteristic of the inductance device can be reduced.
- the thick insulating area is formed inside the substrate below the belt-like conductive film constituting the inductance device which is formed on the semiconductor device, an eddy current generated in the substrate can be reduced. Furthermore, the mutual inductance between the primary coil provided by the belt-like conductive film on the surface of the substrate and the secondary coil provided by an eddy current generated inside the substrate can be reduced. Thus, a loss in the characteristic of the inductance device can be reduced.
- the present invention since a material having an anisotropic conductivity in which the conductivity in the direction of the coil winding is larger than the conductivity in the perpendicular direction is employed for the belt-like conductive film constituting the inductance device which is formed on the semiconductor substrate, an eddy current generated in the belt-like conductive film can be reduced, and thus, a loss in the characteristic of the inductance device can be reduced.
Abstract
According to a first aspect of the present invention, a plurality of PN junctions are formed at the surface of a semiconductor substrate under a belt-like conductive film having a spiral shape which constitutes an inductance device. An inverted bias voltage is applied to the PN junctions, and the surface of the substrate is completely depleted. Since the inverted bias voltage is applied to the PN junctions, even though the impurity density of the surface of the substrate is high and the adjacent PN junctions are separated to a degree, the extension of the depletion layers can be increased and complete depletion of the surface of the substrate can be achieved.
Description
- 1. Field of the Invention
- The present invention relates to an inductance device, formed on a semiconductor substrate, which constitutes an integrated circuit, and in particular to an inductance device for which there is a small loss and a small inductance reduction.
- 2. Related Arts
- Recently there has been a reduction in the sizes of the portable communication devices, such as portable telephones. And this has been accompanied by an increased demand for the high-frequency circuits used in such small portable communication devices to be constituted using integrated circuits for which silicon semiconductors are employed. Such high-frequency circuits require not only transistors, resistors and capacitors, but also inductance devices, such as coils and transformers. Therefore, the inductance devices must be formed on a silicon substrate, with transistors and resistors being employed by integrated circuits.
- The inductance device is generally provided by depositing an aluminum, belt-like spiral or coil shaped conductive film on an insulating film formed on the surface of a semiconductor substrate. However, with this structure, it is well known that since the semiconductor substrate is located very near the inductance device, an eddy current, which prevents a change in the magnetic flux generated when a current flows across the inductance device, is generated in the semiconductor substrate so that the characteristic of the inductance device has a loss.
- Specifically, assuming that a belt-like conductive layer, which is deposited in the shape of a coil, serves as a primary coil for a transformer, the semiconductor substrate including impurities has a low resistance and thus serves as a short-circuited secondary coil in a high-frequency area. The loss caused due to the presence of the secondary coil is noticeable, particularly in a high-frequency area, and several methods for preventing the occurrence of an eddy current in the semiconductor substrate have been proposed. In Japanese Unexamined Patent Publication No. Hei 7-183468, for example, a method is described wherein a plurality of PN junctions are formed at the surface of a silicon semiconductor substrate, and the effect of an eddy current is limited by using depletion layers generated at the PN junctions. In other words, the passage of an eddy current across the surface of the semiconductor substrate is interdicted by a plurality of depletion layers, so that the eddy current can be reduced. Furthermore, in Japanese Unexamined Patent Publication No. Hei 7-235640 a method is proposed wherein a plurality of PN junctions are formed at the surface of a silicon semiconductor substrate and a controlled inverted bias voltage is applied to the PN junctions, and capacitors provided by depletion layers formed at the junctions are employed to form a composite LC circuit device. In this prior art, the occurrence of an eddy current is also inhibited by using the depletion layers which are formed at the surface of the substrate.
- FIG. 6 is a diagram illustrating the structure of such a conventional inductance device. N-
type impurity areas 14 are formed at the surface of a P-type semiconductor substrate 10, and a plurality of PN junctions are formed at the surface of thesemiconductor substrate 10. Aninsulating film 12 is deposited on the surface of thesemiconductor substrate 10, and a belt-likeconductive film 16 having a spiral shape is formed thereon. Oneend 16A of the belt-like conductive film is connected to a line (not shown) and theother end 16B is connected to alower line 18 formed in theinsulating film 12. When a current flows from one end of the belt-likeconductive film 16 to the other end in the direction indicated by anarrow 22, magnetic flux is induced in the spiral wiring. - Since depletion layers are formed at the PN junctions in the structure shown in FIG. 6, a greater number of depletion layers are formed at the obverse surface of the
substrate 10, the resistance for the eddy current, generated in thesemiconductor substrate 10 with respect to the magnetic flux, which is generated by the inductance device constituted by the belt-likeconductive film 16, is increased, and the eddy current can be inhibited so that a loss due to the eddy current and a reduction of the inductance can be prevented. - In the above prior art, however, a plurality of depletion layers are merely formed at the surface of the
semiconductor substrate 10, and an eddy current is still induced at the surface. That is, since an undepleted semiconductor area is present between the primary coil of the belt-likeconductive film 16 and the secondary coil, which is the path taken by the eddy current in thesubstrate 10, the mutual inductance generated between the coils is not low. Although the entire surface of the semiconductor substrate could become depleted, the minute processing is automatically limited to formimpurity containing areas 14 having a conductive type opposite to thesubstrate 10, at the surface of thesubstrate 10 on which an integrated circuit is mounted. Therefore, it is difficult to form a plurality of adjacent PN junctions which can adequately deplete the entire surface of thesubstrate 10. Furthermore, since thesemiconductor substrate 10 on which the integrated circuit is mounted has itself a high impurity density, the width of the depletion layer that extends naturally between the PN junctions formed at the surface is not very great. As a result, at most a thin depletion layer is formed along the PN junctions. Therefore, the entire surface of thesubstrate 10 is not depleted, and as is described above, the prior art can provide an effect whereby only the resistance is reduced in an area where an eddy current occurs. - In addition, as is shown in an equivalent circuit in FIG. 7, the density of the impurities in the
substrate 10 is comparatively high, and a resistance Rs inside thesubstrate 10 is comparatively low. A resistance rn in the N-type impurity areas 14 formed in the surface of thesubstrate 10 is also comparatively low. Thus, a capacitor provided by the PN junction and theinsulating film 12 are electrically connected to an inductance device L, and affects its characteristic. - As is described above, since the inductance device, which is the belt-like
conductive film 16, serves as the primary coil, and the path of the eddy current in thesubstrate 10 serves as a secondary coil, in order to reduce the loss incurred by the inductance device and to improve its characteristic, the strength of the insulation between the coils must be increased and the effective relative inductance between the coils must be reduced. - Further, as is shown in FIG. 6, when a current22 flows across the belt-like
conductive film 16, an eddy current 20 is generated not only in thesubstrate 10 but also in the belt-likeconductive film 16. Since many magnetic fluxes are generated, particularly at the belt-likeconductive film 16 which is wound at an inward portion, alarge eddy current 20 occurs. Since such eddy current in theconductive film 16 is also a factor in a loss, its occurrence should be avoided. To avoid the occurrence of an eddy current, the width of the wire of the belt-likeconductive film 16 could be narrowed; however, this is not feasible because in that case the resistance of theconductive film 16 would be increased, and the inductance element thereof also would be increased. - It is, therefore, one objective of the present invention to provide an inductance device having a structure in which the insulation disposed between a belt-like conductive film on the surface of a semiconductor device and the areas in a semiconductor substrate is improved to be large.
- It is another objective of the present invention to provide an inductance device with which prevented is the occurrence of an eddy current in a belt-like conductive film formed on the surface of a semiconductor substrate.
- To achieve the above objectives, according to a first aspect of the present invention, a plurality of PN junctions are formed at the surface of a semiconductor substrate under a belt-like conductive film having a spiral shape which constitutes an inductance device. An inverted bias voltage is applied to the PN junctions, and the surface of the substrate is completely depleted. Since the inverted bias voltage is applied to the PN junctions, even though the impurity density of the surface of the substrate is high and the adjacent PN junctions are separated to a degree, the extension of the depletion layers can be increased and complete depletion of the surface of the substrate can be achieved.
- In addition, to achieve the above objectives, according to a second aspect of the present invention, a thick insulating area is formed by oxygen ion injection in the surface of a substrate under a belt-like conductive film in a spiral shape which constitutes an inductance device. The insulating area is thicker than the thin insulating film used for wiring which is formed on an ordinary integrated circuit device area. Because of the thick insulating area, the substantial mutual inductance between the first coil, which is the inductance device, and the second coil, which is the path for an eddy current in the semiconductor substrate, can be reduced. In addition, since better insulation can be obtained than when the surface of the substrate is completely depleted using the PN junctions, the loss of the inductance device is small.
- Furthermore, to achieve the above objectives, according to a third aspect, a slit extending in a direction of coil winding is formed in a belt-like conductive film having a coil shape, so that the belt-like conductive film is constructed by a plurality of parallel wires which extend in the direction of the coil winding. With this structure, the path of an eddy current generated in the belt-like conductive film can be removed, and the occurrence of the eddy current and the loss of the inductance can be reduced.
- To achieve the above objectives, according to a fourth aspect, a belt-like conductive film formed in a coil shape is made of an anisotropic conductive material whose conductivity in the direction of the coil winding is higher than its conductivity in a direction perpendicular to that of the coil winding. When the belt-like conductive film is made, for example, of an oxide superconducting material or an organic conducting material, the conductivity in the direction of the coil winding will be high and the conductivity in the perpendicular direction will be low. When this material is employed for the belt-like conductive film, an increase in the resistance of the conductive film in the direction of the coil winding can be avoided and an internally occurred eddy current can be reduced.
- FIG. 1 is a diagram illustrating the structure of an inductance device according to one embodiment of the present invention;
- FIG. 2 is a detailed cross-sectional view of the inductance device in FIG. 1 upon the application of an inverted bias voltage;
- FIG. 3 is a cross-sectional view of an inductance device according to another embodiment of the present invention;
- FIG. 4 is a partial cross-sectional perspective view of the inductance device shown in FIG. 3;
- FIG. 5 is a plan view of the structure of another inductance device;
- FIG. 6 is a diagram illustrating the structure of a conventional inductance device; and
- FIG. 7 is a diagram showing an equivalent circuit for FIG. 6.
- The preferred embodiments of the present invention will now be described. It should be noted, however, that the technical scope of the present invention is not limited to these embodiments.
- FIG. 1 is a diagram illustrating the structure of an inductance device according to one embodiment of the present invention. In this embodiment, a plurality of N-
type impurity areas 14 are formed in the surface of a P-type semiconductor substrate 10 so that a plurality of P-N junctions are formed at the surface. In addition, an N-type embeddedimpurity area 30 having a higher impurity density is formed inside thesemiconductor substrate 10. High energy ion injection, for example, can be employed to form the embeddedimpurity area 30. The embeddedimpurity area 30 is introduced to the surface of thesubstrate 10 through an N-type impurity area 32, which is formed at the same time as the N-type impurity areas 14. - An inverted bias voltage V is applied to the PN junctions between the P-
type semiconductor substrate 10 and the N-type impurity areas 14. The inverted bias voltage V is such a level that the depletion layers extending outward from the PN junctions at the surface of thesubstrate 10 can be linked. - FIG. 2 is a detailed cross-sectional view of the inductance device in FIG. 1 at the time of the application of the inverted bias voltage. As is apparent from the impurity density distributions shown on the right side in FIG. 2, an
impurity density 14N of the N-type impurity area 14 is low at the surface of thesubstrate 10 and becomes progressively higher moving inward from the surface of thesubstrate 10, while animpurity density 30N of the embeddedimpurity area 30 is higher than that of the N-type impurity area 14. - The inverted bias voltage V, which is to be applied between the PN junctions at the surface of the
substrate 10, is transmitted from aconductive layer 33 on the surface of thesubstrate 10, through an N-type impurity area 32 and the N-type embeddedimpurity area 30, and is applied to the N-type impurity areas 14 which form the PN junctions under theinductance device 16. Therefore, the depletion layers, which extend from the PN junctions, are spread as is indicated by the broken lines. That is, the extensions of the depletion layers close to the surface of thesubstrate 10 are large and the depletion layers which extend from the adjacent PN junctions are linked together, so that the surface of thesubstrate 10 is completely depleted. The extensions of the depletion layers, which extend from the PN junctions inside thesubstrate 10 having the high impurity density, are smaller than the extensions close to the surface of thesubstrate 10. Thus, the voltage applied from the embeddedimpurity area 30 inside thesubstrate 10 is effectively applied to the surface after passing through a perpendicular non-depleted area in the impurity areas 14 (an N-type semiconductor area), so that the complete depletion at the surface of thesubstrate 10 is ensured. - In the example of FIG. 1, a plurality of N
type impurity areas 14 are formed, in plan view, in the surface of the P-type semiconductor substrate 10; however, the present invention is not limited to this arrangement; N impurity areas may be arranged in a lattice shape, or minute areas may be arranged in a matrix shape. So long as more PN junctions are terminated at the surface of thesubstrate 10, the entire surface of the substrate can be easily depleted by using depletion layers extending from the PN junctions. - In this embodiment, a belt-like and coil shaped
conductive film 16, which constitutes the inductance device, is formed on an insulatingfilm 12 covering the area where the PN junctions are formed. As is shown in FIG. 1, the belt-likeconductive film 16 includes aslit 34 extending in the direction of the coil winding. Thus, the structure of the belt-likeconductive film 16 is constituted by a plurality of wires connected in parallel and extended in the direction of the coil winding. - Since the
slit 34 is formed in the belt-likeconductive film 16, an eddy current generated in the belt-likeconductive film 16 can be reduced, even when there is a current flowing between theends conductive film 16. The belt-likeconductive film 16, which constitutes the inductance device, must have a specific width so that thefilm 16 does not include an inductance element. If the line width is too great for such purpose, however, many magnetic fluxes will pass through the coil, particularly its internal portion, and an associated eddy current will be generated in the belt-likeconductive film 16. In this embodiment, therefore, theslit 34 is formed in the belt-likeconductive film 16 to inhibit the occurrence of eddy currents. As a result, a route of an eddy current flow in the direction of the width of the belt-likeconductive film 16 is removed, and accordingly, the generation of an eddy current can take place in only a small area. Even though theslit 34 is formed therein, since the belt-likeconductive film 16 are connected parallely, the resistance in the direction of the coil winding will not be reduced. - It is also effective to form the
slit 34 only in the internal coil portion of the belt-likeconductive film 16. Since more magnetic fluxes penetrate the internal coil portion than the external coil portion, eddy currents can be inhibited effectively by forming the slit only in the internal coil portion of the belt-likeconductive film 16. - FIG. 3 is a cross-sectional view of an inductance device according to another embodiment of the present invention. In FIG. 3 are shown a belt-like
conductive film 16 constituting an inductance device, and anMOS transistor 42 constituting an integrated circuit. Thecommon MOS transistor 42 includes N-type source-drain areas 43 formed at the surface of a P-type substrate 10; agate electrode 44 formed on a gate oxide film; and awiring layer 45 introduced onto an insulatingfilm 12 deposited on the surface of thesubstrate 10. The insulatingfilm 12 is a silicon dioxide film formed, for example, using a CVD method, and its overall thickness is at most approximately 5000 A. - Under the area whereat is formed the belt-like
conductive film 16 constituting the inductance device, a thick insulatingarea 40 is formed which extends inward from the surface of thesubstrate 10. To form this insulatingarea 40, a simox method, a method which is used to form an SOI (Silicon On Insulator) structure on a semiconductor substrate, is employed. Specifically, according to the simox method, oxygen ions are injected into the surface of thesubstrate 10, so that a thick area extending inward from the surface of thesemiconductor silicon substrate 10 can be changed to asilicon dioxide area 40. Therefore, the thickness of the insulatingfilm 40 is, for example, equal to or greater than 1000 A, and is considerably thicker than thewiring insulating film 12 on the common integrated circuit device. - As is described above, since not only the
wiring insulating film 12 but also the thick insulatingarea 40, which extends inward from the surface of thesubstrate 10, is formed below the belt-likeconductive film 16 constituting the inductance device, the belt-likeconductive film 16 is completely insulated from the semiconductor area inside thesubstrate 10. Furthermore, the distance between the two can be extended, and the mutual inductance between the primary coil, provided by the belt-likeconductive film 16, and the secondary coil, provided by an eddy current generated inside thesubstrate 10, can be reduced. In addition, the generation of an eddy current in thesubstrate 10 is also restricted. - FIG. 4 is a partial cross-sectional perspective view of the inductance device in FIG. 3. As is shown in FIG. 4, the thick insulating
area 40 is formed below the belt-likeconductive film 16. Further, a plurality ofslits 34 are formed in the internal portion of the coil shape of the belt-likeconductive film 16. Since theslits 34 are formed in the internal portion of the coil wherein a high magnetic flux density is generated when a current flows across the belt-likeconductive film 16, the generation of an eddy current in the belt-likeconductive film 16 can be more efficiently reduced. - FIG. 5 is a plan view of the structure of another example inductance device. In this example, a belt-like conductive film constituting the inductance device is made of a material having an anisotropic conductivity in which the conductivity in the direction of the coil winding is larger than the conductivity in the perpendicular direction, in order to reduce an eddy current which is generated in the belt-like conductive film. The material can be, for example, a ceramic oxide superconductive material such as Y2Ba4Cu7O15 or LaBa2Cu3O7, or an organic conductive material such as polyacetylene. A thin film made of one of these materials is formed by sputtering or reactive evaporation, and is processed into a desirable shape by chemical etching or ion etching, so that its conductivity in a specific direction is greater than its conductivity perpendicular to the specific direction.
- In the example in FIG. 5, the coil shape of the belt-like conductive film is constituted by horizontal
lower layer wires upper layer wires lower layer wires upper layer wires end 16A to theother end 16B. - The conductivity of the
lower layer wires upper layer wires - As is described above, according to the present invention, with respect to an inductance device formed on a semiconductor substrate, a plurality of PN junctions are formed at the surface of the substrate below a belt-like conductive film which constitutes the inductance device, and the inverted bias voltage is applied to the PN junctions to completely deplete the surface of the substrate. Therefore, an eddy current that is generated at the surface of the substrate can be reduced. Furthermore, the relative inductance between the primary coil provided by the belt-like conductive film on the surface of the substrate and the secondary coil provided by an eddy current generated inside the substrate can be reduced. Thus, a loss in the characteristic of the inductance device can be reduced.
- In addition, according to the present invention, since the thick insulating area is formed inside the substrate below the belt-like conductive film constituting the inductance device which is formed on the semiconductor device, an eddy current generated in the substrate can be reduced. Furthermore, the mutual inductance between the primary coil provided by the belt-like conductive film on the surface of the substrate and the secondary coil provided by an eddy current generated inside the substrate can be reduced. Thus, a loss in the characteristic of the inductance device can be reduced.
- Further, according to the present invention, since a slit is formed in the belt-like conductive film constituting the inductance device which is formed on the semiconductor substrate, an eddy current generated in the belt-like conducive film can be reduced. Thus, a loss in the characteristic of the inductance device can be reduced.
- Moreover, according to the present invention, since a material having an anisotropic conductivity in which the conductivity in the direction of the coil winding is larger than the conductivity in the perpendicular direction is employed for the belt-like conductive film constituting the inductance device which is formed on the semiconductor substrate, an eddy current generated in the belt-like conductive film can be reduced, and thus, a loss in the characteristic of the inductance device can be reduced.
Claims (8)
1. An inductance device formed on a semiconductor substrate comprising:
a plurality of PN junctions formed at the surface of said semiconductor substrate; and
a belt-like conductive film having a coil shape and constituting said inductance device, formed on an insulating film over an area in which said plurality of PN junctions are formed,
wherein an inverted bias voltage is applied between said plurality of PN junctions, so that at the least a surface area of said semiconductor substrate is completely depleted.
2. An inductance device according to , wherein said semiconductor substrate has one conductive type,
claim 1
first impurity areas having an opposite conductive type, whose impurity density progressively increases from the surface of the substrate toward the inside of the substrate, are formed at said surface of said substrate, so that said PN junctions are formed, and
the inverted bias voltage applied to said first impurity areas is applied from a inside portion of said first impurity areas in said substrate.
3. An inductance device according to , further comprising:
claim 2
a second impurity area having said opposite conductive type, which is connected to said first impurity areas and is embedded in said substrate,
wherein said inverted bias voltage is applied through said second impurity area.
4. A semiconductor device having an inductance device formed on a semiconductor substrate comprising:
an insulating area having a specific thickness, formed inward from the surface of said semiconductor substrate and formed by oxygen injection;
belt-like conductive film having a coil shape and constituting said inductance device, formed over the area in which the insulting area is formed;
a circuit element formed in a different area apart from said insulating area in said semiconductor substrate;
an insulating film, which is thinner than said insulating area, formed in an area where said circuit element is formed; and
a wiring layer connected to said circuit element and formed on said insulating film.
5. An inductance device formed on a semiconductor substrate comprising:
an insulating film formed on the surface of said semiconductor substrate; and
a belt-like conductive film having a coil shape and constituting said inductance device, formed on said insulating film;
wherein a slit is formed in said belt-like conductive film in the direction of coil winding.
6. An inductance device formed on a semiconductor substrate comprising:
an insulating film formed on the surface of said semiconductor substrate; and
a belt-like conductive film having a coil shape and constituting said inductance device, formed on said insulating film;
wherein for said belt-like conductive film a plurality of wiring patterns in the direction of coil winding are arranged parallely.
7. An inductance device formed on a semiconductor substrate comprising:
an insulating film formed on the surface of said semiconductor substrate; and
a belt-like conductive film having a coil shape and constituting said inductance device, formed on said insulating film;
wherein said belt-like conductive film is made of a material having an anisotropic conductivity in which a conductivity in the direction of coil winding is larger than a conductivity in the direction perpendicular to said direction of coil winding.
8. An inductance device according to , wherein said belt-like conductive film is made of an oxide superconductive material or an organic conductive material.
claim 7
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/791,859 US20010040270A1 (en) | 1998-03-11 | 2001-02-26 | Inductance device formed on semiconductor substrate |
US10/163,367 US6879022B2 (en) | 1998-03-11 | 2002-06-07 | Inductance device formed on semiconductor substrate |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP05962098A JP3942264B2 (en) | 1998-03-11 | 1998-03-11 | Inductance element formed on a semiconductor substrate |
JP10-59620 | 1998-03-11 | ||
US09/175,975 US6225677B1 (en) | 1998-03-11 | 1998-10-21 | Inductance device formed on semiconductor substrate |
US09/791,859 US20010040270A1 (en) | 1998-03-11 | 2001-02-26 | Inductance device formed on semiconductor substrate |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/175,975 Division US6225677B1 (en) | 1998-03-11 | 1998-10-21 | Inductance device formed on semiconductor substrate |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/163,367 Division US6879022B2 (en) | 1998-03-11 | 2002-06-07 | Inductance device formed on semiconductor substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
US20010040270A1 true US20010040270A1 (en) | 2001-11-15 |
Family
ID=13118479
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/175,975 Expired - Lifetime US6225677B1 (en) | 1998-03-11 | 1998-10-21 | Inductance device formed on semiconductor substrate |
US09/791,859 Abandoned US20010040270A1 (en) | 1998-03-11 | 2001-02-26 | Inductance device formed on semiconductor substrate |
US10/163,367 Expired - Fee Related US6879022B2 (en) | 1998-03-11 | 2002-06-07 | Inductance device formed on semiconductor substrate |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/175,975 Expired - Lifetime US6225677B1 (en) | 1998-03-11 | 1998-10-21 | Inductance device formed on semiconductor substrate |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/163,367 Expired - Fee Related US6879022B2 (en) | 1998-03-11 | 2002-06-07 | Inductance device formed on semiconductor substrate |
Country Status (5)
Country | Link |
---|---|
US (3) | US6225677B1 (en) |
JP (1) | JP3942264B2 (en) |
KR (1) | KR100334041B1 (en) |
FR (1) | FR2776128B1 (en) |
TW (1) | TW401639B (en) |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070278618A1 (en) * | 2006-06-02 | 2007-12-06 | Collins David S | Method and structure for symmetric capacitor formation |
US20080122028A1 (en) * | 2006-08-31 | 2008-05-29 | United Microelectronics Corp. | Inductor formed on a semiconductor substrate and method for forming the same |
CN102522385A (en) * | 2011-12-30 | 2012-06-27 | 上海集成电路研发中心有限公司 | On-sheet integrated copper inductor |
US8686539B1 (en) * | 2010-10-15 | 2014-04-01 | Xilinx, Inc. | Inductor having a deep-well noise isolation shield |
US8878334B1 (en) * | 2012-03-23 | 2014-11-04 | Altera Corporation | Integrated circuit resistors with reduced parasitic capacitance |
US20160126001A1 (en) * | 2014-10-31 | 2016-05-05 | Tdk Taiwan Corporation | Wireless charging coil pcb structure with slit |
US11189418B2 (en) * | 2017-06-13 | 2021-11-30 | Tdk Corporation | Coil component |
CN113745404A (en) * | 2021-08-25 | 2021-12-03 | 中国科学院微电子研究所 | Spiral inductor preparation method, spiral inductor and passive device module |
Families Citing this family (36)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2353139B (en) * | 1999-08-12 | 2001-08-29 | United Microelectronics Corp | Inductor and method of manufacturing the same |
JP4776752B2 (en) * | 2000-04-19 | 2011-09-21 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
WO2001093317A1 (en) * | 2000-05-30 | 2001-12-06 | Programmable Silicon Solutions | Integrated inductive circuits |
EP1160842A3 (en) * | 2000-05-30 | 2003-09-17 | Programmable Silicon Solutions | Integrated radio frequency circuits |
US6455915B1 (en) * | 2000-05-30 | 2002-09-24 | Programmable Silicon Solutions | Integrated inductive circuits |
US6441442B1 (en) | 2000-05-30 | 2002-08-27 | Programmable Silicon Solutions | Integrated inductive circuits |
US6917095B1 (en) | 2000-05-30 | 2005-07-12 | Altera Corporation | Integrated radio frequency circuits |
US6489663B2 (en) * | 2001-01-02 | 2002-12-03 | International Business Machines Corporation | Spiral inductor semiconducting device with grounding strips and conducting vias |
DE10136740A1 (en) * | 2001-07-27 | 2002-10-24 | Infineon Technologies Ag | Integrated inductive component has region of second conductivity type inserted into semiconducting body, likewise lightly doped, arranged below region occupied by conducting track |
JP3754406B2 (en) * | 2002-09-13 | 2006-03-15 | 富士通株式会社 | Variable inductor and method for adjusting inductance thereof |
FR2846792A1 (en) * | 2002-10-30 | 2004-05-07 | Commissariat Energie Atomique | Radio-frequency microelectronic component and manufacturing method, comprises an inductive element placed on an insulator zone traversing the substrate and an insulated feedthrough |
US20040195650A1 (en) * | 2003-04-04 | 2004-10-07 | Tsung-Ju Yang | High-Q inductor device with a shielding pattern embedded in a substrate |
US6989578B2 (en) * | 2003-07-31 | 2006-01-24 | Taiwan Semiconductor Manufacturing Company | Inductor Q value improvement |
EP1659629B1 (en) * | 2003-08-28 | 2011-05-04 | Hitachi, Ltd. | Semiconductor device and its manufacturing method |
DE102004014752B4 (en) * | 2004-03-25 | 2008-11-20 | Infineon Technologies Ag | Semiconductor device with coreless converter and half-bridge |
US7511588B2 (en) * | 2005-07-19 | 2009-03-31 | Lctank Llc | Flux linked LC tank circuits forming distributed clock networks |
US7508280B2 (en) * | 2005-07-19 | 2009-03-24 | Lc Tank Llc | Frequency adjustment techniques in coupled LC tank circuits |
US7786836B2 (en) * | 2005-07-19 | 2010-08-31 | Lctank Llc | Fabrication of inductors in transformer based tank circuitry |
US7250826B2 (en) * | 2005-07-19 | 2007-07-31 | Lctank Llc | Mutual inductance in transformer based tank circuitry |
US7279426B2 (en) * | 2005-09-22 | 2007-10-09 | International Business Machines Corporation | Like integrated circuit devices with different depth |
JP4647484B2 (en) * | 2005-12-27 | 2011-03-09 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
GB2440365A (en) * | 2006-07-21 | 2008-01-30 | X Fab Uk Ltd | A semiconductor device |
KR100883036B1 (en) * | 2007-07-25 | 2009-02-09 | 주식회사 동부하이텍 | Inductor for semiconductor device and method for fabricating the same |
US20100193904A1 (en) * | 2009-01-30 | 2010-08-05 | Watt Jeffrey T | Integrated circuit inductor with doped substrate |
GB0918221D0 (en) * | 2009-10-16 | 2009-12-02 | Cambridge Silicon Radio Ltd | Inductor structure |
KR101121645B1 (en) * | 2010-03-22 | 2012-02-28 | 삼성전기주식회사 | Planar transformer |
TWI498928B (en) * | 2010-08-04 | 2015-09-01 | Richwave Technology Corp | Spiral inductor device |
CN102376700A (en) * | 2010-08-04 | 2012-03-14 | 立积电子股份有限公司 | Electronic component, manufacturing method of electronic component, spiral inductance component and manufacturing method of spiral inductance component |
US9225392B2 (en) * | 2011-03-09 | 2015-12-29 | Qualcomm Incorporated | Flat power coil for wireless charging applications |
JP6057534B2 (en) * | 2012-04-18 | 2017-01-11 | 住重試験検査株式会社 | Manufacturing method of semiconductor device |
CN103474414B (en) * | 2012-06-06 | 2016-03-16 | 中芯国际集成电路制造(上海)有限公司 | Inductance and forming method thereof |
JP5719000B2 (en) * | 2013-09-17 | 2015-05-13 | 学校法人慶應義塾 | Integrated circuit device |
JP6375872B2 (en) * | 2014-10-29 | 2018-08-22 | 住友電気工業株式会社 | Superconducting magnet and superconducting equipment |
JP7169871B2 (en) * | 2018-12-26 | 2022-11-11 | 住重アテックス株式会社 | Semiconductor device manufacturing method |
JP7430376B2 (en) * | 2019-12-19 | 2024-02-13 | 三安ジャパンテクノロジー株式会社 | Spiral inductors and passive integrated circuits |
KR20220102772A (en) | 2021-01-14 | 2022-07-21 | 주식회사 삼주유니콘 | Apparatus for adjusting length of round tube |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4851257A (en) | 1987-03-13 | 1989-07-25 | Harris Corporation | Process for the fabrication of a vertical contact |
US5070317A (en) * | 1989-01-17 | 1991-12-03 | Bhagat Jayant K | Miniature inductor for integrated circuits and devices |
US5206213A (en) * | 1990-03-23 | 1993-04-27 | International Business Machines Corp. | Method of preparing oriented, polycrystalline superconducting ceramic oxides |
US5488299A (en) * | 1992-03-13 | 1996-01-30 | Kabushiki Kaisha Toshiba | Nuclear magnetic resonance imaging with improved image quality and operation efficiency |
US5572040A (en) * | 1993-07-12 | 1996-11-05 | Peregrine Semiconductor Corporation | High-frequency wireless communication system on a single ultrathin silicon on sapphire chip |
US5370766A (en) | 1993-08-16 | 1994-12-06 | California Micro Devices | Methods for fabrication of thin film inductors, inductor networks and integration with other passive and active devices |
JP3015679B2 (en) | 1993-09-01 | 2000-03-06 | 株式会社東芝 | Semiconductor device and manufacturing method thereof |
JP3373267B2 (en) | 1993-11-01 | 2003-02-04 | 新潟精密株式会社 | LC element and semiconductor device |
JPH07183468A (en) | 1993-12-22 | 1995-07-21 | Tokin Corp | Insulating silicon substrate and inductor using the substrate, and distribution constant type filter |
TW267260B (en) * | 1993-12-29 | 1996-01-01 | Tif Kk | |
JP3450408B2 (en) | 1994-02-21 | 2003-09-22 | 新潟精密株式会社 | LC composite element |
KR970053797A (en) * | 1995-12-21 | 1997-07-31 | 양승택 | Inductor Using Depletion Layer |
JP2904086B2 (en) * | 1995-12-27 | 1999-06-14 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
SE510443C2 (en) * | 1996-05-31 | 1999-05-25 | Ericsson Telefon Ab L M | Inductors for integrated circuits |
KR100314610B1 (en) * | 1996-08-09 | 2001-12-28 | 윤덕용 | Supper high frequency device using oxidized porous silicon substrate |
KR100243658B1 (en) * | 1996-12-06 | 2000-02-01 | 정선종 | Inductor device using substrate biasing technigue and method for fabricating the same |
US5844299A (en) | 1997-01-31 | 1998-12-01 | National Semiconductor Corporation | Integrated inductor |
-
1998
- 1998-03-11 JP JP05962098A patent/JP3942264B2/en not_active Expired - Fee Related
- 1998-10-21 US US09/175,975 patent/US6225677B1/en not_active Expired - Lifetime
- 1998-10-22 TW TW087117512A patent/TW401639B/en not_active IP Right Cessation
- 1998-10-24 KR KR1019980044696A patent/KR100334041B1/en not_active IP Right Cessation
- 1998-11-25 FR FR9814825A patent/FR2776128B1/en not_active Expired - Fee Related
-
2001
- 2001-02-26 US US09/791,859 patent/US20010040270A1/en not_active Abandoned
-
2002
- 2002-06-07 US US10/163,367 patent/US6879022B2/en not_active Expired - Fee Related
Cited By (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7402890B2 (en) * | 2006-06-02 | 2008-07-22 | International Business Machines Corporation | Method for symmetric capacitor formation |
US20070278618A1 (en) * | 2006-06-02 | 2007-12-06 | Collins David S | Method and structure for symmetric capacitor formation |
US20080142861A1 (en) * | 2006-06-02 | 2008-06-19 | Collins David S | Symmetric capacitor structure |
US20110187487A1 (en) * | 2006-08-31 | 2011-08-04 | United Microelectronics Corp. | Inductor formed on a semiconductor substrate |
US20080299738A1 (en) * | 2006-08-31 | 2008-12-04 | United Microelectronics Corp. | Method for forming inductor on semiconductor substrate |
US7948055B2 (en) * | 2006-08-31 | 2011-05-24 | United Microelectronics Corp. | Inductor formed on semiconductor substrate |
US20080122028A1 (en) * | 2006-08-31 | 2008-05-29 | United Microelectronics Corp. | Inductor formed on a semiconductor substrate and method for forming the same |
US8686539B1 (en) * | 2010-10-15 | 2014-04-01 | Xilinx, Inc. | Inductor having a deep-well noise isolation shield |
CN102522385A (en) * | 2011-12-30 | 2012-06-27 | 上海集成电路研发中心有限公司 | On-sheet integrated copper inductor |
US8878334B1 (en) * | 2012-03-23 | 2014-11-04 | Altera Corporation | Integrated circuit resistors with reduced parasitic capacitance |
US20160126001A1 (en) * | 2014-10-31 | 2016-05-05 | Tdk Taiwan Corporation | Wireless charging coil pcb structure with slit |
US11189418B2 (en) * | 2017-06-13 | 2021-11-30 | Tdk Corporation | Coil component |
CN113745404A (en) * | 2021-08-25 | 2021-12-03 | 中国科学院微电子研究所 | Spiral inductor preparation method, spiral inductor and passive device module |
Also Published As
Publication number | Publication date |
---|---|
FR2776128B1 (en) | 2005-04-15 |
TW401639B (en) | 2000-08-11 |
FR2776128A1 (en) | 1999-09-17 |
US6225677B1 (en) | 2001-05-01 |
JPH11261008A (en) | 1999-09-24 |
KR19990076525A (en) | 1999-10-15 |
US20020149088A1 (en) | 2002-10-17 |
US6879022B2 (en) | 2005-04-12 |
JP3942264B2 (en) | 2007-07-11 |
KR100334041B1 (en) | 2002-09-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6225677B1 (en) | Inductance device formed on semiconductor substrate | |
US6756656B2 (en) | Inductor device with patterned ground shield and ribbing | |
KR100243658B1 (en) | Inductor device using substrate biasing technigue and method for fabricating the same | |
US4644637A (en) | Method of making an insulated-gate semiconductor device with improved shorting region | |
US20020050626A1 (en) | Semiconductor device and manufacturing method therefor | |
KR100253699B1 (en) | Soi device and its manufacturing method | |
TWI411227B (en) | Integrated filter structure having improved interchannel isolation | |
US5041884A (en) | Multilayer semiconductor integrated circuit | |
US20050073025A1 (en) | Spiral inductor and transformer | |
US6143614A (en) | Monolithic inductor | |
US11011615B2 (en) | Transistor with contacted deep well region | |
US6803849B2 (en) | Solid state inducting device | |
US20080029854A1 (en) | Conductive shielding pattern and semiconductor structure with inductor device | |
US6777304B2 (en) | Method for producing an integrated circuit capacitor | |
US6707116B2 (en) | Integrated circuit and manufacturing method therefor | |
JP4230468B2 (en) | Inductance element formed on a semiconductor substrate | |
US20100164672A1 (en) | Semiconductor device and method for manufacturing the same | |
JP2007005835A (en) | Inductance element formed on semiconductor substrate | |
US6300173B1 (en) | Method and device relating to semiconductor components | |
JPH09139313A (en) | Thin film inductance device and semiconductor device | |
CN110459535B (en) | Manufacturing method of laminated inductor and manufactured device | |
JPH03236281A (en) | Power semiconductor device | |
US6544828B1 (en) | Adding a poly-strip on isolation's edge to improve endurance of high voltage NMOS on EEPROM | |
CN114613578A (en) | Transformer element | |
JPS5914650A (en) | Semiconductor integrated circuit device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |