Connect public, paid and private patent data with Google Patents Public Datasets

Memory array having a digit line buried in an isolation region and method for forming same

Download PDF

Info

Publication number
US20010039089A1
US20010039089A1 US09900341 US90034101A US2001039089A1 US 20010039089 A1 US20010039089 A1 US 20010039089A1 US 09900341 US09900341 US 09900341 US 90034101 A US90034101 A US 90034101A US 2001039089 A1 US2001039089 A1 US 2001039089A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
memory
lines
substrate
regions
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09900341
Other versions
US6417040B2 (en )
Inventor
Wendell Noble
Original Assignee
Wendell Noble
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • H01L27/10844Multistep manufacturing methods
    • H01L27/10847Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells
    • H01L27/1085Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the capacitor or connections thereto
    • H01L27/10852Multistep manufacturing methods for structures comprising one transistor one-capacitor memory cells with at least one step of making the capacitor or connections thereto the capacitor extending over the access transistor
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/10Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/105Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
    • H01L27/108Dynamic random access memory structures
    • H01L27/10805Dynamic random access memory structures with one-transistor one-capacitor memory cells
    • H01L27/10808Dynamic random access memory structures with one-transistor one-capacitor memory cells the storage electrode stacked over transistor
    • H01L27/10817Dynamic random access memory structures with one-transistor one-capacitor memory cells the storage electrode stacked over transistor the storage electrode having multiple wings
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S257/00Active solid-state devices, e.g. transistors, solid-state diodes
    • Y10S257/905Plural dram cells share common contact or common trench

Abstract

A memory array includes a semiconductor substrate, an isolation trench disposed in the substrate, and a conductor that is disposed in the trench. The array also includes a memory cell that is coupled to the conductor in the trench. The conductor may be a digit line that is coupled to a source/drain region of the memory cell or to a shared source/drain region of a pair of adjacent memory cells.

Description

    TECHNICAL FIELD
  • [0001]
    The invention relates generally to memory arrays, and more particularly to a memory array having one or more bit, i.e., digit, lines buried in the isolation regions such as silicon-trench-isolation (STI) regions.
  • BACKGROUND OF INVENTION
  • [0002]
    To accommodate continuing consumer demand for integrated circuits that perform the same or additional functions and yet have a reduced size as compared with available circuits, circuit designers continually search for ways to reduce the size of the memory arrays within these circuits without sacrificing array performance. For example, one known technique for reducing the layout area of a Dynamic Random Access Memory (DRAM) array is to stack storage capacitors above memory cells. Typically, the memory cells are formed in adjacent pairs, where each pair shares a common source/drain region that is connected to a respective digit line. Because the digit lines are disposed above the stack capacitors, and thus above the common source/drain regions, conductive vias are needed to connect the digit lines to the respective common source/drain regions. Therefore, these vias must extend through or adjacent to the plates of the stacked storage capacitors.
  • [0003]
    A problem with such a stacked-capacitor memory array is that the area of each memory cell, and thus the area of the memory array itself, often cannot be reduced without reducing the capacitances of the stacked capacitors beyond acceptable limits. Because capacitance is proportional to the overlap area of the capacitor plates, the plates of the stacked capacitors must have an overlap area that is large enough to give these capacitors the desired storage capabilities. But the vias that connect the common source/drain regions to the digit lines also have minimum dimensions that are proportional to the minimum feature size of the utilized semiconductor process. Therefore, because a via extends through a hole in a respective pair of stacked-capacitor plates, the minimum total area of a plate is the sum of the minimum required overlap area and the minimum required cross-section area of the intersecting via.
  • [0004]
    To solve this problem, the article “Buried Bit-Line Cell for 64 MB DRAMS,” proposes burying the bit-lines in the substrate. But, because these bit-lines are formed after the field oxide regions and because the contacts between the bit-lines and the respective memory cells are also buried in the substrate, the resulting reduction in memory-cell area falls short of the maximum obtainable reduction for a given minimum feature size.
  • [0005]
    Another problem is that, even if it were possible to reduce the area of such a memory array by the maximum obtainable reduction, it would be difficult, if not impossible, to implement a folded-digit-line architecture in such a reduced-area array. In such an architecture, there are typically four word lines that extend over a memory cell pair, as compared with two word lines in a shared-digit-line architecture. Like the vias, the word lines have minimum dimensions that are dictated by the minimum feature size. Therefore, if the area of a memory cell is reduced too much, adjacent word lines may become short-circuited to each other, thus rendering the memory array defective.
  • SUMMARY OF THE INVENTION
  • [0006]
    In accordance with one aspect of the invention, a memory array includes a semiconductor substrate, an isolation trench located in the substrate, and a conductor that is located in the trench. The array also includes a memory cell that is coupled to the conductor in the trench. In another embodiment of the invention, the conductor is a digit line that is coupled to a source/drain region of the memory cell.
  • [0007]
    Thus, where the conductor in the isolation trench is a digit line, no digit-line vias are required. The freed-up space can be used to increase the size, and thus the capacitances, of the stacked capacitors. Or, it can be used to reduce the size of the memory cells without reducing these capacitances.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0008]
    FIGS. 1-9 show a first embodiment of a method for forming a memory array according to the invention. FIGS. 1, 2B, 3, and 4B are cross-sectional views, FIGS. 2A, 4A, 7, and 8 are top plan views, and FIGS. 5, 6 and 9 are isometric views.
  • [0009]
    FIGS. 10-17 show a second embodiment of a method for forming a memory array according to the invention. FIGS. 10 and 11B are cross-sectional views, FIG. 11A is a top plan view, and FIGS. 12-17 are isometric views.
  • [0010]
    FIGS. 18-19 are cross-sectional views showing an embodiment of a method for forming sub-lithographic word lines in a memory array according to the invention.
  • [0011]
    FIGS. 20-31 show an embodiment of a method for forming stacked capacitors in a memory array according to the invention. FIGS. 20, 22, 23A, and 24A-31 are cross-sectional views and FIGS. 21A, 21B, and 23B are top plan views.
  • [0012]
    [0012]FIG. 32 is a schematic diagram of a memory circuit that includes an embodiment of a memory array according to the present invention.
  • [0013]
    [0013]FIG. 33 is a block diagram of an electronic system that incorporates a memory circuit according to the invention.
  • DETAILED DESCRIPTION OF THE INVENTION
  • [0014]
    FIGS. 1-9 show a first embodiment of a method for forming a memory array having buried digit lines. Referring to FIG. 1, a pad structure 10 is conventionally formed on a semiconductor substrate 12, which is formed from a material such as silicon. The pad structure 10 includes a gate insulator 14 that is disposed on the substrate 12, a gate conductor 16 that is disposed on the insulator 14, and a protective pad 18 that is disposed on the gate conductor 16. In one embodiment, the gate insulator 14 is silicon dioxide, the gate conductor 16 is polysilicon, and the protective pad 18 is silicon nitride.
  • [0015]
    Referring to FIG. 2A, which is a top plan view, and FIG. 2B, which is a cross section taken alone lines 2B of FIG. 2A, a plurality of buried digit lines 20 are formed in the substrate 12. For clarity, only the digit lines 20 a and 20 b are shown. First, a photoresist mask (not shown) that exposes the patterns for a pair of isolation trenches 22 a and 22 b is conventionally formed on the pad 18. Next, the exposed regions of the pad 18 are conventionally etched, and then the mask is conventionally stripped. The remaining regions of the pad 18 mask the unexposed regions of the layers 14 and 16 and the substrate 12 while the exposed regions are conventionally etched to form the trenches 22 a and 22 b. In one embodiment, the trenches 22 a and 22 b extend approximately 0.3 microns (μm) into the substrate 12.
  • [0016]
    Next, a sacrificial oxide layer (not shown) is conventionally grown in the trenches 22 a and 22 b and then conventionally stripped to smoothen the trench walls. A thin passivation oxide (not shown) is then conventionally grown in the trenches 22 a and 22 b.
  • [0017]
    An oxide layer 24 is then conventionally formed in the trenches 22 a and 22 b. The layer 24 may be deposited using chemical vapor deposition (CVD) such as in the well-known TEOS process, or may be thermally grown. Because the alignment tolerance is approximately ⅓ the minimum line width allowed by the process, in one embodiment, the maximum thickness of the layer 24 is ⅓ of the trench width. This ensures proper alignment between the buried digit lines 20 a and 20 b and the respective source/drain contact straps (not shown in FIGS. 2A and 2B) as discussed below. Thus, in an embodiment where the trench width (before the formation of the layer 24) is approximately 40 nanometers (nm), the thickness of the layer 24 is approximately 10-15 nm, leaving trench openings that are approximately 10-20 nm wide.
  • [0018]
    Next, the trenches 22 a and 22 b are conventionally filled with a conductive material to form the digit lines 20 a and 20 b. In one embodiment, heavily doped polysilicon, tungsten, or another suitable material is CVD deposited in the trenches 22 a and 22 b and on the pad 18. Using conventional chemical-mechanical polishing (CMP) techniques, the structure is then polished so that the surfaces of the digit lines 20 a and 20 b are substantially even with the surface of the pad 18, which is used as a polish stop.
  • [0019]
    Referring to FIG. 3, which is a side view, the digit lines 20 a and 20 b are then conventionally recessed below the surface of the pad 18 and conventionally capped with an insulator. In one embodiment, the digit lines 20 a and 20 b are etched to approximately 70 nm below the surface. Next, silicon dioxide is CVD deposited and then polished back to the surface of the pad 18 to form the oxide caps 26 a and 26 b. Thus, the caps 26 a and 26 b, together with the layer 24, encapsulate the lines 20 a and 20 b, respectively.
  • [0020]
    Referring to FIG. 4A, which is a top plan view, and FIG. 4B, which is a cross section of FIG. 4A taken along lines 4B, a plurality of isolation segments 28 are conventionally formed to define active areas 29 of the substrate 12. In one embodiment, a mask (not shown) is formed to expose the regions of the pad 18 where the segments 28 are to be formed. The pad 18 is then etched and the mask is removed. Next with the remaining regions of the pad 18 acting as a mask, the exposed portions of the conductor 16 and the insulator 14 are etched to expose respective portions of the substrate 12. Because the insulator 14 is significantly thinner than the caps 26 a and 26 b, the etching of the insulator 14 has a minimal effect on the thickness of the caps 26 a and 26 b. Then, the exposed regions of the substrate 12 are etched to the desired depth, which is approximately 3 μm in one embodiment. Next, a sacrificial oxide (not shown) is grown in the etched regions of the substrate 12. The sacrificial oxide is stripped, and then a thin passivation oxide (not shown) is grown in the etched regions of the substrate 12. An oxide such as TEOS is CVD deposited to fill the recesses in the substrate 12, layers 14 and 16, and pad 18. The oxide is then polished back to the surface of the pad 18 to form the isolation segments 28.
  • [0021]
    Referring to FIG. 5, which is an isometric view, a mask 30 is conventionally formed to provide a pattern for etching the gates of the transistors in the memory cells.
  • [0022]
    Referring to FIG. 6, which is an isometric view, the exposed regions of the pad 18 and the conductor 16 are conventionally etched to form the transistor gates 32. Using the insulator 14 as a screening layer, the exposed regions of the substrate 12 are then conventionally implanted with a dopant to form the common and uncommon source/drain regions 34 and 36, respectively. After the implant, the regions of the insulator 14 that are on the source/drain regions 34 and 36 are conventionally removed.
  • [0023]
    Referring to FIG. 7, which is a top plan view, a mask 37 is conventionally formed, and openings 38 are conventionally formed therein. The openings 38 expose the common source/drain regions 34 and the respective regions of the isolation trenches 22 a and 22 b that are adjacent to the common regions 34. The exposed regions of the insulator caps 26 a and 26 b are then etched to expose the respective underlying regions of the digit lines 20 a and 20 b.
  • [0024]
    Referring to FIG. 8, which is a top plan view, and FIG. 9, which is an isometric view, the masks 30 and 37 are conventionally removed, and an insulator layer is conventionally formed on all of the exposed surfaces. In one embodiment, a layer of silicon dioxide is CVD deposited on all of the exposed surfaces, and the thickness of this layer is approximately 20-50 nm. The layer is then anisotropically etched, using a conventional technique such as reactive ion etching (RIE), to form insulative sidewalls 40 on the exposed vertical sidewalls of the gates 32. A conductive material 41 is then conventionally deposited to fill in the spaces above the exposed regions of the digit lines 20 a and 20 b and the regions 34 and 36. The conductor 41 is then conventionally polished back to the surface of the pad 18.
  • [0025]
    Thus, respective regions of the conductor 41 form straps 42, which electrically couple the common source/drain regions 34 to the respective adjacent digit lines 20 a and 20 b. Because the digit lines 20 a and 20 b are buried in the isolation trenches 22 a and 20 b, no digit lines need be formed above the memory cells, and thus no digit-line vias need be formed. The absence of these vias allows more space for the plates of the stacked capacitors (not shown in FIGS. 8 and 9), and thus allows one to either increase the capacitance of the capacitors, or to reduce the dimensions of the memory cells and thus the overall size of the memory array.
  • [0026]
    Furthermore, within each active area 29 is formed a pair of memory cells that each include a respective one of the regions 36 and that share the common source/drain region 34 with the other cell. In one embodiment, the substrate 12 is doped with a P-type dopant such as Boron, and the regions 34 and 36 are doped with an N-type dopant such as phosphorous or arsenic.
  • [0027]
    Still referring to FIG. 9, in the illustrated embodiment, the isolation segments 28 are staggered such that the segments on one side of a trench 22 are approximately halfway between the respective adjacent segments 28 on the other side of the same trench. This allows the gates 32 to also be staggered, and the word lines (not shown in FIG. 9) to be laid out in a folded-digit-line architecture as discussed below.
  • [0028]
    FIGS. 10-17 show a second embodiment for forming a memory array according to the, invention. In these Figures, like numbers refer to like structures in FIGS. 1-9.
  • [0029]
    Referring to FIG. 10, which is a cross-sectional view, one main difference between this embodiment and that described with reference to FIGS. 1-9 is that the gate conductor and the gate oxide are not formed on the substrate 12 at the beginning of the process. Instead, a thin thermal oxide layer 50 is conventionally formed on the silicon substrate 12, and a pad nitride 52 is conventionally formed on the oxide 50.
  • [0030]
    Referring to FIG. 11A, which is a top plan view, FIG. 11B, which is a cross section of FIG. 11A taken along lines 11B, and FIG. 12, which is an isometric view, the digit lines 20 a and 20 b, trenches 22 a and 22 b, insulator layer 24, insulator caps 26 a and 26 b, and isolation segments 28 are formed in a manner that is similar to that described above in conjunction with FIGS. 1-4B.
  • [0031]
    Referring to FIG. 13, which is an isometric view, the pad nitride 52 and the layer 50 are conventionally removed, and a gate insulator 54 is conventionally formed on the exposed areas of the substrate 12. In one embodiment, the insulator 54 is silicon dioxide and is either grown or CVD deposited.
  • [0032]
    Referring to FIG. 14, which is an isometric view, a gate conductor 56 is conventionally formed on the insulator 54. In one embodiment, the conductor 56 is polysilicon that is CVD deposited. The conductor 56 is then polished back so that it is substantially even with the surfaces of the trenches 22 a and 22 b and the isolation segments 28.
  • [0033]
    Referring to FIG. 15, which is an isometric view, the conductor 56 is then conventionally etched such that it becomes recessed with respect to the surfaces of the isolation trenches 22 a and 22 b and the isolation segments 28. In one embodiment, the conductor 56 is recessed approximately 100 nm. Next, a nitride layer 58 is conventionally formed on the conductor 56 and then polished back to be substantially even with the surfaces of the trenches 22 and the segments 28. The mask 30 is then conventionally formed as discussed above in conjunction with FIG. 5.
  • [0034]
    Referring to FIG. 16, which is an isometric view, the gate segments 32, the common source/drain regions 34, and the uncommon source/drain regions 36 are formed in a manner similar to that described above in conjunction with FIG. 6.
  • [0035]
    Referring to FIG. 17, which is an isometric view, the sidewalls 40, conductive material 41, and straps 42 are formed in a manner similar to that described above in conjunction with FIGS. 7-9.
  • [0036]
    [0036]FIG. 32 is a block diagram of one embodiment of a memory circuit 60, which includes memory banks 62 a and 62 b. These memory banks each incorporate a memory array according to the invention, like the ones shown in FIGS. 9, 17, 19, or 31. In one embodiment, the memory circuit 60 is a synchronous DRAM (SDRAM), although it may be another type of memory in other embodiments.
  • [0037]
    [0037]FIGS. 18 and 19 show one embodiment for forming sub-lithographic word lines for reduced-area memory arrays, such as those shown in FIGS. 9 and 17. Such sub-lithographic word lines have widths that are less than the minimum feature size of the process, and thus allow such memory arrays to be constructed with a folded-digit-line architecture without the word lines being electrically shorted together. Of course, such reduced-area memory arrays can be constructed with a shared-digit-line architecture using conventional process technology to form conventional word lines. Thus, the techniques shown in FIG. 18 and FIG. 19 are not required to form a shared-digit-line architecture.
  • [0038]
    [0038]FIG. 18 is a cross section of a portion of the memory array shown in FIG. 17, although it is understood that the formation of the sub-lithographic word lines for the memory array of FIG. 9 occurs in a similar manner. First, the conductive material 41 is conventionally etched back such that it becomes recessed with respect to the surface of the pad 58. In one embodiment, the material 41 is recessed approximately 100 nm. Next, an insulator layer 88, such as an oxide, is conventionally grown or deposited and then polished back to the surface of the pad 58 to give the structure shown in FIG. 18.
  • [0039]
    Referring to FIG. 19, which is a cross-sectional view, a 90 is conventionally formed on the layer 88 and the pad 58. In one embodiment, the mandrel 90 is formed from intrinsic, i.e., undoped. polysilicon. The mandrel is then conventionally polished to smoothen its upper surface. Next, a groove 92, which has sidewalls 94 a and 94 b, is conventionally etched into the mandrel 90. The sidewall 94 a is over a midsection of the isolation segment 28, and the sidewall 94 b is over a midsection of the gate segment 32. Then, a conventional anisotropic etch removes the exposed region of the pad 58, and thus exposes a region of the gate 32. Next, a conductive material such as polysilicon is conventionally formed in the groove 92. The conductive material is then anisotropically etched to leave conductive sidewalls that become the sub-minimum dimension word lines 96 and 98. In one embodiment, the mandrel 90 is then removed. In another embodiment, the mandrel 90 and the word lines 96 and 98 are conventionally polished or etched to make the shape of the word lines 96 and 98 rectangular, and to center the word line 98 over the respective gate 32.
  • [0040]
    FIGS. 20-31 show one embodiment of a method for forming stacked capacitors in a reduced-area memory array that is similar to those shown in FIGS. 9 and 17, where the memory array has the sub-lithographic word lines formed as discussed above in conjunction with FIGS. 18 and 19.
  • [0041]
    Referring to FIG. 20, a silicon substrate 100 provides a strong base for the semiconductor layers of a memory array 102. The isolation segments 104, which are similar to the segments 28 of FIG. 17, provide support and isolation between the devices in the array 102. N+ diffusion regions 106, 108, and 110, which are similar to the regions 36, 34, and 36 of FIG. 17, respectively, are formed by introducing any suitable N-type dopant into the substrate 100. The N-type dopant, such as phosphorous, is typically introduced by diffusion or ion implantation. The transistor gates 112 and 114, which are similar to the gates 32 of FIG. 17, typically comprise polysilicon, and are respectively separated from the substrate 100 by thin layers of gate oxide 116 and 118, which are similar to the layer 54 of FIG. 17, in order to limit the gate current to a negligible amount. In this configuration, the N+ diffusion region 106, gate 112, channel region 120, and N+ diffusion region 108 define a first transistor. Similarly, the N+ diffusion region 110, gate 114, channel region 122, and N+ diffusion region 108 define a second transistor.
  • [0042]
    The center N+ diffusion region 108 acts as a common source or drain, and the N+ diffusion regions 106 and 110 act as independent sources or drains depending upon the voltage applied to these regions. In one embodiment, the transistors of the array 102 are enhanced NMOS transistors. Alternatively, any transistor configuration suitable for memory-cell access may readily be used. Furthermore, these transistors are shown as exemplary only. In an alternate embodiment, any suitable semiconductor device may be formed in the substrate 100 without departing from the scope of the invention.
  • [0043]
    The array 102 includes contact regions that can be formed from any appropriate conductive material such as polysilicon. These contact regions are coupled to the N+ diffusion regions. For example, a contact region 124 is coupled to the N+ diffusion region 108, while contact regions 126 and 128 are coupled to the N+ diffusion regions 106 and 110, respectively. Contact insulating layers 130 include a conventional thin-film insulator such as silicon nitride and insulate the contact regions 124, 126, and 128.
  • [0044]
    The array 102 also includes word lines 132 and 134, which extend normal to the substrate 100 and are formed outwardly from the gates 112 and 114, respectively. These word lines are sub-lithographic word lines, and are thus similar to the word line 98 of FIG. 19. In one embodiment, the word lines 132 and 134 are formed from polysilicon, but in other embodiments, they are formed from other suitable conductive materials such as conventional metals.
  • [0045]
    The sub-lithographic, edge-defined word lines 132 and 134 are formed outwardly from the device gates 112 and 114 in a manner similar to that described above in conjunction with FIGS. 18 and 19. “Passing” word lines 136, which are similar to the word line 96 of FIG. 19, form a second pair of word lines that provide a conductive path to adjacent memory cells in the array 102.
  • [0046]
    [0046]FIG. 21A, which is a top view of the integrated circuit 102, shows the interconnection of the memory cells of the array 102. Specifically, FIG. 21A shows how the word lines 132 and 134 are coupled to the gates 112 and 114, respectively, within a memory cell 140. FIG. 21A also shows how the passing conductors 136 pass through the memory cell 140 and are coupled to the device gates 142 and 144 of adjacent memory cells 146 and 148, respectively. Note that the memory cells 146 and 148 are only partially shown.
  • [0047]
    Referring again to FIG. 20, the word lines 132 and 134 are capped with an insulator 150 and are lined with a sidewall insulator 152. An insulator 154 insulates the gates 112 and 114. Any suitable semiconductor insulator material, such as silicon dioxide, may be used for the insulators 150, 152, and 154. For example, referring to FIGS. 19 and 20, after the mandrel 90 is removed, an oxide layer is CVD deposited and directionally etched to form the insulator linings 152. Then, intrinsic polysilicon 156 is deposited and conventionally polished back along with the top portions of the linings 152, such that the tops of the word lines 132, 134, and 136 are exposed. Then, a thermal oxide is grown on these exposed portions to form the caps 150, and the structure is again polished back to give the structure shown in FIG. 20.
  • [0048]
    In order to form stacked capacitors outwardly from the substrate 100, a material with a high degree of etch selectivity is used. As discussed above, this suitable material, such as the intrinsic polysilicon 156, is deposited between the word lines 132 and 134 and the passings word lines 136 by a conventional process such as CVD. The high degree of etch selectivity of a material such as intrinsic polysilicon 156 is advantageous because it allows intricate etching without disturbing the surrounding semiconductor regions.
  • [0049]
    Referring to FIG. 21B, which is a top plan view, a photoresist and a mask are used to reveal the plurality of semiconductor memory cells formed on the substrate 100. First, a photoresist is applied to the entire array 102. Masked areas 158 illustrate the areas of the photoresist 160 that are covered by a mask and therefore are not hardened when exposed to ultraviolet light. After exposing the resist and the mask, the intrinsic polysilicon 156 between the word lines 132 and 134 and the passing word lines 136 is removed by selectively etching the intrinsic polysilicon 156.
  • [0050]
    Referring to FIG. 22, three stud holes 162 are created in the array 102. The stud holes 162 extend into the array 102 and toward the substrate 100, and ultimately expose the contact insulating layers 130. The regions of the intrinsic polysilicon 156 that are covered by the mask are not etched.
  • [0051]
    Referring to FIG. 23A, which is a cross-sectional view, a second mask is formed that allows the layers 130 that overly the layers 126 and 128 to be etched, thus exposing the regions 126 and 128. Small regions of the layers 130 remain between the insulator 152 adjacent to the passing word lines 136 and the contact regions 126 and 128, respectively. The second mask is then removed.
  • [0052]
    Referring to FIG. 23B, which is a top view of the array 102 after the contact regions 126 and 128 are exposed, an insulator, such as silicon dioxide, is CVD deposited on the walls of the openings between the word lines 132 and 134 and the passing conductors 136. This step creates sleeves 180, which line the insulator 152 and the intrinsic polysilicon 156, but which cover the exposed surfaces of the contact regions 126 and 128. These sleeves 180 are advantageous because they reduce the sizes of the stud holes 162, and thus reduce the parasitic capacitances of the conductive connections between the active regions of the substrate 100 and the stacked capacitors that will be formed.
  • [0053]
    The formation of the sleeves 180 is followed by an anisotropic etch, such as a dry reactive ion etch (RIE), that removes the recently deposited oxide from all horizontal surfaces but leaves it on the vertical surfaces. This removes the insulator from the recently exposed contact regions 126 and 128. It is necessary to correctly time the etch so that it does not inadvertently etch the horizontal oxide layers 154, which insulate the bases of the word lines 132 and 134 and the gates 112 and 114. Thus, as a result of the directional etch, the stud holes 162 are aligned with the insulating sleeve 180.
  • [0054]
    Referring to FIG. 24A, which is a cross-sectional view, the next step is to fill the two side stud holes 162 with a conductive material, such as doped polysilicon 182, by conventional CVD. Then, an insulating material, such as silicon dioxide 184, is conventionally deposited in the center stud hole 162. The doped polysilicon 182 and the oxide 184 are conventionally polished so that they are substantially flush with the oxide caps 150. The doped polysilicon 182 provides conductive paths to the contact regions 126 and 128, respectively. In this manner, the conductive paths formed by the doped polysilicon 182 are bounded by the word lines 132 and 134 and the passing word lines 136. One difference between this structure and that which could be used where the digit lines are not buried but are formed in an upper conductive layer is that here, the center contact region 124, because it is connected to the buried digit line, can be covered with the oxide 184 instead of being filled with a conductive material that will eventually form a conductive digit-line via.
  • [0055]
    Referring to FIG. 24B, which is a cross-sectional view, the remaining portions of the intrinsic polysilicon 156 that were hidden by the mask 160 are selectively etched. An insulator 186, which may be any conventional insulator, such as silicon dioxide, is deposited on the entire wafer to fill the void regions where the intrinsic polysilicon 156 was removed. The insulator 186 is then conventionally polished so that it is substantially planar with the oxide caps 150, the doped polysilicon regions 182, and the oxide region 184. The resulting formation as shown in FIG. 24B is virtually identical to that shown in FIG. 24A, with the exception that the intrinsic polysilicon 156 has been replaced with the oxide filler 186.
  • [0056]
    At this point in the fabrication of the stacked capacitors, the process has effectively provided conductive paths to the active regions of the substrate, where these conductive paths are disposed between the sub-lithographic word lines. The remaining steps in the process as discussed below form the stacked capacitors.
  • [0057]
    Referring to FIG. 25, which is a cross-sectional view, a thick layer of intrinsic polysilicon 188 is CVD deposited on the entire wafer. This layer should be at least 0.5 μm thick. Next, a thin mask 190 is created by depositing a conventional thin-film insulator, such as silicon nitride, on the thick layer of intrinsic polysilicon 188. The thin mask 190 should be approximately 500 angstroms thick.
  • [0058]
    Referring to FIG. 26, which is a cross-sectional view, a resist is applied to the wafer and is used to define openings 192 over the doped polysilicon 182. These outer openings 192 will be used to form the stacked capacitors. Therefore, in one embodiment, the sizes and shapes of the outer openings 192 are designed to maximize the capacitor size and minimize the contact size.
  • [0059]
    Referring to FIG. 27, which is a cross-sectional view, the intrinsic polysilicon 188 is etched to create two hollow regions 194. During this step, the thin-film insulator 190 acts as a mask, so a new mask and resist need not be applied. In one embodiment, this etch has an isotropic component, such that it is slightly nondirectional. The isotropic component effectively enlarges the size of the hollow regions 194 relative to the outer holes 192 in the insulator 190. After etching, the thin mask layer 190 is removed.
  • [0060]
    Referring to FIG. 28, which is a cross-sectional view, a conductive material, such as N+ polysilicon, is deposited on the array 102. The conductive material forms conductive liners in the regions 194. These liners are the respective bottom plates 200 and 202 for the stacked capacitors. After forming the plates 200 and 202, the N+ polysilicon is conventionally polished to guarantee that the plates 200 and 202 are not shorted together over the intrinsic polysilicon 188.
  • [0061]
    Referring to FIG. 29, which is a cross-sectional view, the remaining intrinsic polysilicon 188 is selectively etched in a conventional manner after the conductive material that forms the plates 200 and 202 is polished. This step exposes the oxide filler 186, as well as the oxide 184.
  • [0062]
    Referring to FIG. 30, which is a cross-sectional view, a dielectric material 204, which is any suitable dielectric material, such as tantalum pentoxide, is deposited. In other embodiments, any suitable dielectric material may be used. Next, an upper plate conductor 206 is deposited on the dielectric material 204. In one embodiment, platinum is used as the plate conductor 206. In other embodiments, any suitable conductor may be used.
  • [0063]
    Referring to FIG. 31, which is a cross-sectional view, an insulator 210, which is any suitable insulator, such as silicon dioxide, is deposited after the capacitor materials are formed. The insulator 210 is then conventionally polished to smoothen its surface.
  • [0064]
    Although in the illustrated embodiment the bottom plates 200 and 202 of the capacitors are shown to not extend over the oxide 184, in another embodiment, these plates extend over the oxide 184 to increase the plate area, and thus the capacitance of, the stacked capacitors. In yet another embodiment, the space between the word lines 132 and 134 may be reduced, thus reducing the width of the memory cells and the overall area of the memory array 102.
  • [0065]
    The memory circuit 60 includes an address register 64, which receives an address from an ADDRESS bus. A control logic circuit 66 receives a clock (CLK) signal, receives clock enable (CKE), chip select ({overscore (CS)}), row address strobe ({overscore (RAS)}), column address strobe ({overscore (CAS)}), and write enable ({overscore (WE)}) signals from the COMMAND bus, and communicates with the other circuits of the memory device 60. A row-address multiplexer 68 receives the address signal from the address register 64 and provides the row address to the row-address latch-and-decode circuits 70 a and 70 b for the memory bank 62 a or the memory bank 62 b, respectively. During read and write cycles, the row-address latch-and-decode circuits 70 a and 70 b activate the word lines of the addressed rows of memory cells in the memory banks 62 a and 62 b, respectively. Read/write circuits 72 a and 72 b read data from the addressed memory cells in the memory banks 62 a and 62 b, respectively, during a read cycle, and write data to the addressed memory cells during a write cycle. A column-address latch-and-decode circuit 74 receives the address from the address register 64 and provides the column address of the selected memory cells to the read/write circuits 72 a and 72 b. For clarity, the address register 64, the row-address multiplexer 68, the row-address latch-and-decode circuits 70 a and 70 b, and the column-address latch-and-decode circuit 74 can be collectively referred to as an address decoder.
  • [0066]
    A data input/output (I/O) circuit 76 includes a plurality of input buffers 78. During a write cycle, the buffers 78 receive and store data from the DATA bus, and the read/write circuits 72 a and 72 b provide the stored data to the memory banks 62 a and 62 b, respectively. The data I/O circuit 76 also includes a plurality of output drivers 80. During a read cycle, the read/write circuits 72 a and 72 b provide data from the memory banks 62 a and 62 b, respectively, to the drivers 80, which in turn provide this data to the DATA bus.
  • [0067]
    A refresh counter 82 stores the address of the row of memory cells to be refreshed either during a conventional auto-refresh mode or self-refresh mode. After the row is refreshed, a refresh controller 84 updates the address in the refresh counter 82, typically by either incrementing or decrementing the contents of the refresh counter 82 by one. Although shown separately, the refresh controller 84 may be part of the control logic 66 in other embodiments of the memory device 60.
  • [0068]
    The memory device 60 may also include an optional charge pump 86, which steps up the power-supply voltage VDD to a voltage VDDP. In one embodiment, the pump 86 generates VDDP approximately 1-1.5 V higher than VDD. The memory circuit 60 may also use VDDP to conventionally overdrive selected internal transistors.
  • [0069]
    [0069]FIG. 33 is a block diagram of an electronic system 212, such as a computer system, that incorporates the memory circuit 60 of FIG. 32. The system 212 also includes computer circuitry 214 for performing computer functions, such as executing software to perform desired calculations and tasks. The circuitry 214 typically includes a processor 216 and the memory circuit 60, which is coupled to the processor 216. One or more input devices 218, such as a keyboard or a mouse, are coupled to the computer circuitry 214 and allow an operator (not shown) to manually input data thereto. One or more output devices 220 are coupled to the computer circuitry 214 to provide to the operator data generated by the computer circuitry 214. Examples of such output devices 220 include a printer and a video display unit. One or more data-storage devices 222 are coupled to the computer circuitry 214 to store data on or retrieve data from external storage media (not shown). Examples of the storage devices 222 and the corresponding storage media include drives that accept hard and floppy disks, tape cassettes, and compact disk read-only memories (CD-ROMs). Typically, the computer circuitry 214 includes address data and command buses and a clock line that are respectively coupled to the ADDRESS, DATA, and COMMAND buses, and the CLK line of the memory device 60.
  • [0070]
    From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. For example, although the invention is described with respect to digit lines in a memory circuit, other types of conductors, such as world lines or other circuit interconnections, can be formed in the isolation trenches of other types of circuits. Thus, in these other circuits, the invention can be used to add another layer of wiring with little or no increase in the layout area. Accordingly, the invention is not limited except as by the appended claims.

Claims (51)

1. A memory array, comprising:
a semiconductor substrate;
an isolation trench disposed in the substrate;
a conductor disposed in the trench; and
a memory cell coupled to the conductor.
2. The memory array of claim I wherein the memory cell comprises a pair of source/drain regions disposed in the substrate, one of the regions coupled to the conductor.
3. The memory array of
claim 1
, further comprising:
the memory cell including first and second source/drain regions disposed in the substrate; and
an electrically conductive strap disposed on the first source/drain region and on the conductor.
4. A memory array, comprising:
a semiconductor substrate;
isolation trenches disposed in the substrate;
digit lines each disposed within a respective one of the trenches;
isolation segments disposed in the substrate between adjacent ones of the trenches;
pairs of adjacent memory cells, each pair bordered by a respective pair of isolation segments and a respective pair of isolation trenches, each pair including a shared source/drain region that is disposed in the substrate; and
straps that each electrically couple the shared source/drain region of a respective pair of cells to a respective digit line.
5. The memory array of
claim 4
, further comprising a dielectric material disposed in the isolation trenches and encapsulating the digit lines, the dielectric material having openings where the straps contact a respective digit line.
6. The memory array of
claim 4
wherein:
the digit lines and straps comprise polysilicon; and
the isolation segments comprise an oxide.
7. The memory array of
claim 4
wherein:
the trenches are substantially parallel to one another; and
the isolation segments are substantially parallel to one another and are substantially orthogonal to the trenches.
8. The memory array of
claim 4
, further comprising:
the memory cells each including,
a gate insulator disposed on the substrate and adjacent to the shared source/drain region, and
a gate disposed on the gate insulator; and
word lines that are coupled to the gates of the memory cells according to a folded-digit-line layout.
9. A memory circuit, comprising:
a semiconductor substrate;
substantially parallel isolation trenches that are disposed in the substrate;
digit lines that are respectively disposed within the trenches;
trench insulators that are disposed within the trenches and on the digit lines, the trench insulators having openings that expose portions of the digit lines;
substantially parallel isolation segments that are disposed in the substrate substantially orthogonally to the trenches such that first segments that are adjacent to a first side of a trench are offset approximately half way between second segments that are adjacent to a second side of the trench;
active areas that are defined in the substrate and bounded by the trenches and segments;
pairs of memory cells that are each disposed in a respective one of the active areas, each pair of cells including a common source/drain region that is disposed in the substrate and that is substantially adjacent to an exposed portion of a respective digit line, each cell of the pair including a gate insulator that is disposed on the substrate and that is substantially contiguous with the common region, each cell of the pair including a gate disposed on the gate insulator; and
conductive straps that are each connected between the common source/drain region of a respective pair of memory cells and the exposed portion of the respective digit line.
10. The memory circuit of
claim 9
wherein the substrate comprises silicon.
11. The memory circuit of
claim 9
, further comprising word lines that are each respectively coupled to memory cells that are adjacent to the first side of a respective trench and to memory cells that are adjacent to the second side of the trench.
12. The memory circuit of
claim 9
, further comprising;
first word lines that are each respectively coupled only to memory cells that are adjacent to the first side of a respective trench; and
second word lines that are each respectively coupled only to memory cells that are adjacent to the second side of the trench.
13. The memory circuit of
claim 9
, further comprising substantially straight word lines that are each coupled to a respective row of the memory cells.
14. The memory circuit of
claim 9
, further comprising word lines that are each coupled to a respective group of aligned memory cells that form a row.
15. The memory circuit of
claim 9
, further comprising word lines that are each coupled to a respective row of the memory cells, the word lines each having sub-lithographic dimensions.
16. A memory device, comprising:
address, data, and command busses;
a bank of memory cells arranged in rows and columns, the bank comprising,
a semiconductor substrate,
isolation trenches disposed in the substrate,
digit lines disposed in the trenches, and
wherein the memory cells are each coupled to a respective one of the digit lines;
an address decoder coupled to the address bus and to the bank;
a read/write circuit coupled to the address decoder and to the digit lines;
a data input/output circuit coupled to the data bus and to the read/write circuit; and
a control circuit coupled to the command bus, to the address decoder, to the read/write circuit, and to the data input/output circuit.
17. The memory device of
claim 16
wherein the memory cells each comprise a pair of source/drain regions disposed in the substrate, one of the regions being coupled to the respective digit line.
18. The memory device of
claim 16
wherein the bank further comprises:
the memory cells each including first and second source/drain regions disposed in the substrate; and
electrically conductive straps each disposed on the first source/drain region of a respective memory cell and on a region of the respective digit line to which the memory cell is coupled.
19. The memory device of
claim 16
wherein the memory cells comprise dram-type memory cells.
20. A computer system, comprising:
a data input device;
a data output device; and
computing circuitry coupled to the data input and output devices, the computing circuitry including a memory device that includes,
address, data, and command busses,
a bank of memory cells arranged in rows and columns, the bank comprising,
a semiconductor substrate,
isolation trenches disposed in the substrate,
digit lines disposed in the trenches, and
wherein the memory cells are each coupled to a respective one of the digit lines,
an address decoder coupled to the address bus and to the bank,
a read/write circuit coupled to the address decoder and to the digit lines,
a data input/output circuit coupled to the data bus and to the read/write circuit, and
a control circuit coupled to the command bus, to the address decoder, to the read/write circuit, and to the data input/output circuit.
21. The computer system of
claim 20
wherein the memory cells each comprise a pair of source/drain regions disposed in the substrate, one of the regions being coupled to the respective digit line.
22. The computer system of
claim 20
wherein the bank further comprises:
the memory cells each including first and second source/drain regions disposed in the substrate; and
electrically conductive straps each disposed on the first source/drain region of a respective memory cell and on the respective digit line to which the memory cell is coupled.
23. A method for forming a memory array having a memory cell, the method comprising:
forming an isolation trench in a semiconductor substrate;
forming a conductive path within the trench;
forming a first insulator on the substrate;
forming a gate of the memory cell on the insulator;
forming first and second source/drain regions of the memory cell in the substrate; and
conductively coupling the first source/drain region to the conductive path.
24. The method of
claim 23
wherein the forming an isolation trench comprises:
etching the substrate to form the trench; and
forming a second insulator within the trench.
25. The method of
claim 23
wherein the forming an isolation trench and the forming a conductive path comprise:
etching the substrate to form the trench;
forming a second insulator within the trench;
forming a conductive material within the trench and on the second insulator to form the conductive path; and
forming a third insulator on the conductive material.
26. The method of
claim 23
wherein the forming a gate and the forming first and second source/drain regions comprises:
forming a conductive material on the first insulator;
etching the conductive material to form the gate; and
implanting exposed regions of the substrate with a dopant after the etching to form the first and second source/drain regions.
27. The method of
claim 23
wherein the conductively coupling comprises:
exposing the first source/drain region; and
forming a conductive material on the first source/drain region and on a portion of the conductive path that is adjacent to the first source/drain region.
28. A method for forming a memory array having first and second memory cells, the method comprising:
forming an isolation trench in a semiconductor substrate;
forming a conductive line in the trench;
forming a first insulator on the substrate;
forming first and second gates of the memory cells on the insulator;
forming in the substrate a first source/drain region adjacent to the first gate, a second source/drain region adjacent to the second gate, and a shared source/drain region between the first and second gates; and
electrically coupling the shared source/drain region to the conductive line.
29. The method of
claim 28
wherein the electrically coupling comprises:
exposing the shared source/drain region; and
forming a conductive material on the shared source/drain region and on a portion of the line that is adjacent to the shared first source/drain region.
30. The method of
claim 28
, further comprising:
forming a first isolation segment that is adjacent to one side of the first source/drain region, the one side being opposite to another side of the first source/drain region to which the first gate is adjacent;
after the electrically coupling, forming a mandrel layer over the substrate;
forming a trench in the mandrel layer, the trench having a first sidewall that is over the first isolation segment and a second sidewall that is over the first gate;
forming a layer of conductive material on the mandrel layer and in the trench; and
anisotropically etching the layer of conductive material to form first and second conductive lines along the first and second sidewalls.
31. A method for forming a memory array having a pair of adjacent memory cells, the method comprising:
forming an isolation trench in a semiconductor substrate;
forming a conductive line in the trench;
forming first and second isolation segments in the substrate, the isolation segments adjacent to and substantially perpendicular to the isolation trench;
forming a first insulator on the substrate between the isolation segments;
forming first and second gates of the memory cells on the insulator;
forming in the substrate a first source/drain region between the first gate and the first isolation segment, a second source/drain region between the second gate and the second isolation region, and a shared source/drain region between the first and second gates;
electrically coupling the shared source/drain region to the line;
forming a mandrel layer on exposed regions of the substrate, isolation trench, isolation segments, and gates;
forming a first trench in the mandrel layer, the first trench having a first sidewall that is over the first gate and a second sidewall that is over the first isolation segment;
filling the trench with a conductive material; and
anisotropically etching the conductive material to form first and second word lines along the first and second sidewalls, respectively, the first word line being electrically coupled to the first gate.
32. The method of
claim 31
, further comprising:
forming a second trench in the mandrel layer, the second trench having a first sidewall that is over the second gate and a second sidewall that is over the second isolation segment;
wherein the filling includes filling the second trench with the conductive material; and
wherein the anisotropically etching includes forming third and fourth word lines along the first and second sidewalls, respectively, of the second trench, the third word line being electrically coupled to the second gate.
33. A method for forming a memory array having a plurality of memory cells, the method comprising:
forming a gate insulator on a substrate;
forming a gate conductor on the gate insulator;
forming a pad insulator on the gate conductor, the pad insulator having a surface;
forming first isolation trenches that extend through the pad insulator, gate conductor, and gate insulator, and into the substrate;
lining the trenches with a trench insulator;
filling the lined trenches with a first conductive material to form a bit line;
covering the filled trenches with a cap insulator;
forming isolation segments between adjacent ones of the first trenches to define active regions of the substrate;
forming from the gate conductor a pair of gate segments in each active region, the pair of gate segments separated from each other by a common region of the substrate and from adjacent ones of the isolation segments by first and second uncommon regions of the substrate, respectively;
removing the gate insulator from the common regions;
exposing respective portions of the bit line that are adjacent to the common regions;
forming insulator side walls on the gate segments; and
forming a conductive strap between each of the common regions and a respective exposed portion of the bit line.
34. The method of
claim 33
wherein:
the gate insulator comprises an oxide;
the gate conductor comprises polysilicon; and
the pad insulator comprises a nitride.
35. The method of
claim 33
, further comprising:
polishing the conductive material and the trench insulator to the surface of the pad insulator after the filling; and
removing portions of the conductive material to recess the bit line inward of the surface of the pad insulator after the polishing.
36. The method of
claim 33
, further comprising:
polishing the conductive material and the trench insulator to the surface of the pad insulator after the filling;
removing portions of the conductive material to recess the bit line inward of the surface after the polishing;
wherein the covering comprises filling the first trenches with the cap insulator after the removing; and
polishing the cap insulator to the surface of the pad insulator after the covering.
37. The method of
claim 33
wherein the forming isolation trenches comprises:
forming second trenches that extend through pad insulator, gate conductor, and gate insulator, and into the substrate, the second trenches substantially orthogonal to the first trenches;
filling the second trenches with an isolation insulator; and
polishing the isolation insulator to the surface of the pad insulator.
38. The method of
claim 33
wherein the removing the gate insulator comprises removing the gate insulator from the uncommon regions.
39. The method of
claim 33
wherein the forming a conductive strap comprises:
forming a second conductive material on the common and uncommon regions of the substrate and on the exposed portions of the bit line; and
polishing the second conductive material to the surface of the pad insulator.
40. The method of
claim 33
, further comprising forming word lines that are respectively coupled to the gate segments according to a folded-bit-line architecture.
41. The method of
claim 33
, further comprising implanting a dopant into the common and uncommon regions to form common and uncommon source/drain regions, respectively.
42. A method for forming a memory array having a plurality of memory cells, the method comprising:
forming a pad structure on a substrate, the pad structure having a surface;
forming first isolation trenches that extend through the pad structure and into the substrate;
lining the trenches with a trench dielectric;
filling the lined trenches with a first conductive material to form a bit line;
covering the filled trenches with a cap dielectric;
forming isolation segments between adjacent ones of the first trenches to define active areas of the substrate;
forming a gate dielectric on the active areas of the substrate;
forming a gate conductor on the gate dielectric;
forming from the gate conductor a pair of gate segments in each active area, the pair of gate segments separated from each other by a shared area of the substrate and from adjacent ones of the isolation segments by first and second unshared areas of the substrate, respectively;
removing the gate dielectric from the shared areas;
exposing portions of the bit line that are adjacent to the shared areas;
forming dielectric side walls on the gate segments; and
forming a conductive line between each of the shared areas and a respective exposed portion of the bit line.
43. The method of
claim 42
wherein the forming the pad structure comprises:
forming an oxide on the substrate; and
forming a nitride on the oxide.
44. The method of
claim 42
, further comprising:
planarizing the conductive material and the trench dielectric back to the surface of the pad structure after the filling; and
removing portions of the conductive material to recess the bit line below the surface of the pad structure after the planarizing.
45. The method of
claim 42
, further comprising:
planarizing the conductive material and the trench dielectric to the surface of the pad structure after the filling;
removing portions of the conductive material to recess the bit line below the surface of the pad structure after the planarizing;
wherein the covering comprises filling the first trenches with the cap dielectric after the removing; and
planarizing the cap dielectric back to the surface of the pad structure after the covering.
46. The method of
claim 42
wherein the forming isolation trenches comprises:
forming second trenches that extend through the pad structure and into the substrate, the second trenches substantially orthogonal to the first trenches;
filling the second trenches with an isolation dielectric; and
planarizing the isolation dielectric back to the surface of the pad structure.
47. The method of
claim 42
wherein the removing the gate dielectric comprises removing the gate dielectric from the unshared areas.
48. The method of
claim 42
wherein the forming a conductive line comprises:
forming a second conductive material on the shared and unshared areas of the substrate and on the exposed portions of the bit line; and
planarizing the second conductive material back to the surface of the pad structure.
49. The method of
claim 42
, further comprising forming word lines that are coupled to the gate segments according to a folded-bit-line architecture.
50. The method of
claim 42
, wherein:
the first conductive material and the gate conductor comprise polysilicon; and
the trench, cap, and gate dielectrics and the dielectric side walls comprise an oxide.
51. The method of
claim 42
, further comprising:
introducing an impurity of a first conductivity type into the shared and unshared areas before removing the gate dielectric to form shared and unshared source/drain regions, respectively; and
wherein the removing the gate dielectric comprises removing the gate dielectric from the unshared areas.
US09900341 1997-04-25 2001-07-05 Method for forming memory array having a digit line buried in an isolation region Expired - Lifetime US6417040B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US08845609 US5892707A (en) 1997-04-25 1997-04-25 Memory array having a digit line buried in an isolation region and method for forming same
US09234781 US6306703B1 (en) 1997-04-25 1999-01-20 Memory array having a digit line buried in an isolation region and method for forming same
US09900341 US6417040B2 (en) 1997-04-25 2001-07-05 Method for forming memory array having a digit line buried in an isolation region

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09900341 US6417040B2 (en) 1997-04-25 2001-07-05 Method for forming memory array having a digit line buried in an isolation region

Publications (2)

Publication Number Publication Date
US20010039089A1 true true US20010039089A1 (en) 2001-11-08
US6417040B2 US6417040B2 (en) 2002-07-09

Family

ID=25295638

Family Applications (3)

Application Number Title Priority Date Filing Date
US08845609 Expired - Lifetime US5892707A (en) 1997-04-25 1997-04-25 Memory array having a digit line buried in an isolation region and method for forming same
US09234781 Expired - Fee Related US6306703B1 (en) 1997-04-25 1999-01-20 Memory array having a digit line buried in an isolation region and method for forming same
US09900341 Expired - Lifetime US6417040B2 (en) 1997-04-25 2001-07-05 Method for forming memory array having a digit line buried in an isolation region

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US08845609 Expired - Lifetime US5892707A (en) 1997-04-25 1997-04-25 Memory array having a digit line buried in an isolation region and method for forming same
US09234781 Expired - Fee Related US6306703B1 (en) 1997-04-25 1999-01-20 Memory array having a digit line buried in an isolation region and method for forming same

Country Status (1)

Country Link
US (3) US5892707A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030235089A1 (en) * 2002-04-02 2003-12-25 Gerhard Mueller Memory array with diagonal bitlines
US6687146B2 (en) * 2001-03-14 2004-02-03 Atmos Corporation Interleaved wordline architecture
US6856031B1 (en) 2004-02-03 2005-02-15 International Business Machines Corporation SRAM cell with well contacts and P+ diffusion crossing to ground or N+ diffusion crossing to VDD
US20100155853A1 (en) * 2008-12-19 2010-06-24 Samsung Electronics Co., Ltd. Multiplexer and method of manufacturing the same

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6004835A (en) * 1997-04-25 1999-12-21 Micron Technology, Inc. Method of forming integrated circuitry, conductive lines, a conductive grid, a conductive network, an electrical interconnection to anode location and an electrical interconnection with a transistor source/drain region
US5976930A (en) * 1997-04-25 1999-11-02 Micron Technology, Inc. Method for forming gate segments for an integrated circuit
US5892707A (en) * 1997-04-25 1999-04-06 Micron Technology, Inc. Memory array having a digit line buried in an isolation region and method for forming same
US6190960B1 (en) 1997-04-25 2001-02-20 Micron Technology, Inc. Method for coupling to semiconductor device in an integrated circuit having edge-defined sub-lithographic conductors
US6025261A (en) 1998-04-29 2000-02-15 Micron Technology, Inc. Method for making high-Q inductive elements
US6696746B1 (en) * 1998-04-29 2004-02-24 Micron Technology, Inc. Buried conductors
US6362117B1 (en) * 1998-08-04 2002-03-26 Texas Instruments Incorporated Method of making integrated circuit with closely spaced components
US6548359B1 (en) * 1998-08-04 2003-04-15 Texas Instruments Incorporated Asymmetrical devices for short gate length performance with disposable sidewall
DE19931916A1 (en) * 1998-09-14 2000-03-16 Lg Semicon Co Ltd Single chip semiconductor component with different gate oxide thicknesses, useful for multimedia systems, has vertical channel regions, impurity regions overlapping at a trench bottom and transistor gates buried in trenches
US20030068856A1 (en) * 1999-09-29 2003-04-10 Yasuhiro Okumoto Structures and method with bitline self-aligned to vertical connection
US6060357A (en) * 1999-02-03 2000-05-09 United Semiconductor Corp. Method of manufacturing flash memory
DE19911148C1 (en) * 1999-03-12 2000-05-18 Siemens Ag DRAM cell array has single vertical transistor memory cells with buried bit lines and low space requirement
US6232170B1 (en) * 1999-06-16 2001-05-15 International Business Machines Corporation Method of fabricating trench for SOI merged logic DRAM
US7253047B2 (en) 1999-09-01 2007-08-07 Micron Technology, Inc. Semiconductor processing methods of forming transistors, semiconductor processing methods of forming dynamic random access memory circuitry, and related integrated circuitry
US6300172B1 (en) 1999-10-01 2001-10-09 Chartered Semiconductor Manufacturing Ltd. Method of field isolation in silicon-on-insulator technology
US6288426B1 (en) * 2000-02-28 2001-09-11 International Business Machines Corp. Thermal conductivity enhanced semiconductor structures and fabrication processes
US6911687B1 (en) 2000-06-21 2005-06-28 Infineon Technologies Ag Buried bit line-field isolation defined active semiconductor areas
US6635556B1 (en) * 2001-05-17 2003-10-21 Matrix Semiconductor, Inc. Method of preventing autodoping
US6624515B1 (en) 2002-03-11 2003-09-23 Micron Technology, Inc. Microelectronic die including low RC under-layer interconnects
US6734482B1 (en) * 2002-11-15 2004-05-11 Micron Technology, Inc. Trench buried bit line memory devices
US6894915B2 (en) * 2002-11-15 2005-05-17 Micron Technology, Inc. Method to prevent bit line capacitive coupling
US7518182B2 (en) 2004-07-20 2009-04-14 Micron Technology, Inc. DRAM layout with vertical FETs and method of formation
US7042047B2 (en) * 2004-09-01 2006-05-09 Micron Technology, Inc. Memory cell, array, device and system with overlapping buried digit line and active area and method for forming same
KR100672162B1 (en) * 2005-12-28 2007-01-19 주식회사 하이닉스반도체 Flash memory device and method for fabricating the same
US7682905B2 (en) * 2007-05-09 2010-03-23 Spansion Llc Self aligned narrow storage elements for advanced memory device
US7701767B2 (en) * 2008-07-09 2010-04-20 Taiwan Semiconductor Manufacturing Company, Ltd. Strap-contact scheme for compact array of memory cells
US8497541B2 (en) 2010-03-10 2013-07-30 Micron Technology, Inc. Memory having buried digit lines and methods of making the same
US8361856B2 (en) 2010-11-01 2013-01-29 Micron Technology, Inc. Memory cells, arrays of memory cells, and methods of forming memory cells
US8329567B2 (en) 2010-11-03 2012-12-11 Micron Technology, Inc. Methods of forming doped regions in semiconductor substrates
US8450175B2 (en) 2011-02-22 2013-05-28 Micron Technology, Inc. Methods of forming a vertical transistor and at least a conductive line electrically coupled therewith
US8569831B2 (en) 2011-05-27 2013-10-29 Micron Technology, Inc. Integrated circuit arrays and semiconductor constructions
US9401363B2 (en) 2011-08-23 2016-07-26 Micron Technology, Inc. Vertical transistor devices, memory arrays, and methods of forming vertical transistor devices
US9036391B2 (en) 2012-03-06 2015-05-19 Micron Technology, Inc. Arrays of vertically-oriented transistors, memory arrays including vertically-oriented transistors, and memory cells
US9129896B2 (en) 2012-08-21 2015-09-08 Micron Technology, Inc. Arrays comprising vertically-oriented transistors, integrated circuitry comprising a conductive line buried in silicon-comprising semiconductor material, methods of forming a plurality of conductive lines buried in silicon-comprising semiconductor material, and methods of forming an array comprising vertically-oriented transistors
US9006060B2 (en) 2012-08-21 2015-04-14 Micron Technology, Inc. N-type field effect transistors, arrays comprising N-type vertically-oriented transistors, methods of forming an N-type field effect transistor, and methods of forming an array comprising vertically-oriented N-type transistors
US9478550B2 (en) 2012-08-27 2016-10-25 Micron Technology, Inc. Arrays of vertically-oriented transistors, and memory arrays including vertically-oriented transistors
US9111853B2 (en) 2013-03-15 2015-08-18 Micron Technology, Inc. Methods of forming doped elements of semiconductor device structures

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4604162A (en) * 1983-06-13 1986-08-05 Ncr Corporation Formation and planarization of silicon-on-insulator structures
US4649625A (en) * 1985-10-21 1987-03-17 International Business Machines Corporation Dynamic memory device having a single-crystal transistor on a trench capacitor structure and a fabrication method therefor
US5198995A (en) * 1990-10-30 1993-03-30 International Business Machines Corporation Trench-capacitor-one-transistor storage cell and array for dynamic random access memories
US5214603A (en) * 1991-08-05 1993-05-25 International Business Machines Corporation Folded bitline, ultra-high density dynamic random access memory having access transistors stacked above trench storage capacitors
US5467305A (en) * 1992-03-12 1995-11-14 International Business Machines Corporation Three-dimensional direct-write EEPROM arrays and fabrication methods
US5306659A (en) * 1993-03-29 1994-04-26 International Business Machines Corporation Reach-through isolation etching method for silicon-on-insulator devices
KR0151012B1 (en) * 1994-11-30 1998-10-01 김광호 Dram cell & its producing method
US6252267B1 (en) * 1994-12-28 2001-06-26 International Business Machines Corporation Five square folded-bitline DRAM cell
US5539229A (en) * 1994-12-28 1996-07-23 International Business Machines Corporation MOSFET with raised STI isolation self-aligned to the gate stack
US5497017A (en) * 1995-01-26 1996-03-05 Micron Technology, Inc. Dynamic random access memory array having a cross-point layout, tungsten digit lines buried in the substrate, and vertical access transistors
US5892707A (en) * 1997-04-25 1999-04-06 Micron Technology, Inc. Memory array having a digit line buried in an isolation region and method for forming same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6687146B2 (en) * 2001-03-14 2004-02-03 Atmos Corporation Interleaved wordline architecture
US20040125636A1 (en) * 2001-03-14 2004-07-01 Wlodek Kurjanowicz Interleaved wordline architecture
US6826069B2 (en) * 2001-03-14 2004-11-30 Atmos Corporation Interleaved wordline architecture
US20030235089A1 (en) * 2002-04-02 2003-12-25 Gerhard Mueller Memory array with diagonal bitlines
US6856031B1 (en) 2004-02-03 2005-02-15 International Business Machines Corporation SRAM cell with well contacts and P+ diffusion crossing to ground or N+ diffusion crossing to VDD
US20100155853A1 (en) * 2008-12-19 2010-06-24 Samsung Electronics Co., Ltd. Multiplexer and method of manufacturing the same

Also Published As

Publication number Publication date Type
US6417040B2 (en) 2002-07-09 grant
US5892707A (en) 1999-04-06 grant
US6306703B1 (en) 2001-10-23 grant

Similar Documents

Publication Publication Date Title
US6426252B1 (en) Silicon-on-insulator vertical array DRAM cell with self-aligned buried strap
US6066869A (en) Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor
US5497017A (en) Dynamic random access memory array having a cross-point layout, tungsten digit lines buried in the substrate, and vertical access transistors
US5100826A (en) Process for manufacturing ultra-dense dynamic random access memories using partially-disposable dielectric filler strips between wordlines
US5712202A (en) Method for fabricating a multiple walled crown capacitor of a semiconductor device
US6337497B1 (en) Common source transistor capacitor stack
US6477080B2 (en) Circuits and methods for a static random access memory using vertical transistors
US5831301A (en) Trench storage dram cell including a step transfer device
US5363327A (en) Buried-sidewall-strap two transistor one capacitor trench cell
US5140389A (en) Semiconductor memory device having stacked capacitor cells
US6259135B1 (en) MOS transistors structure for reducing the size of pitch limited circuits
US6445026B1 (en) Semiconductor device having a memory cell with a plurality of active elements and at least one passive element
US6448601B1 (en) Memory address and decode circuits with ultra thin body transistors
US6785157B2 (en) Semiconductor memory device having a memory cell structure of reduced occupying area
US6172391B1 (en) DRAM cell arrangement and method for the manufacture thereof
US6537870B1 (en) Method of forming an integrated circuit comprising a self aligned trench
US6537871B2 (en) Circuit and method for an open bit line memory cell with a vertical transistor and trench plate trench capacitor
US6888187B2 (en) DRAM cell with enhanced SER immunity
US5243209A (en) Semiconductor memory device including junction field effect transistor and capacitor and method of manufacturing the same
US7241655B2 (en) Method of fabricating a vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array
US7042040B2 (en) Semiconductor device and method for manufacturing the same
US6258659B1 (en) Embedded vertical DRAM cells and dual workfunction logic gates
US5486712A (en) DRAM having peripheral circuitry in which source-drain interconnection contact of a MOS transistor is made small by utilizing a pad layer and manufacturing method thereof
US6005296A (en) Layout for SRAM structure
US6501116B2 (en) Semiconductor memory device with MIS transistors

Legal Events

Date Code Title Description
CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001

Effective date: 20160426

AS Assignment

Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL

Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001

Effective date: 20160426

AS Assignment

Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN

Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001

Effective date: 20160426