US20010038674A1 - Means and method for a synchronous network communications system - Google Patents

Means and method for a synchronous network communications system Download PDF

Info

Publication number
US20010038674A1
US20010038674A1 US09/127,383 US12738398A US2001038674A1 US 20010038674 A1 US20010038674 A1 US 20010038674A1 US 12738398 A US12738398 A US 12738398A US 2001038674 A1 US2001038674 A1 US 2001038674A1
Authority
US
United States
Prior art keywords
signal
phase
com2000
data
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/127,383
Other languages
English (en)
Other versions
US6377640B2 (en
Inventor
Francois Trans
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BC LEOW
Stanford Syncom Inc
Original Assignee
Stanford Syncom Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Assigned to STANFORD SYNCOM INC. reassignment STANFORD SYNCOM INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: TRANS, FRANCOIS
Priority to US09/127,383 priority Critical patent/US6377640B2/en
Application filed by Stanford Syncom Inc filed Critical Stanford Syncom Inc
Priority to US09/417,528 priority patent/US6553085B1/en
Priority to US09/847,097 priority patent/US6904110B2/en
Priority to US09/970,628 priority patent/US20030086515A1/en
Publication of US20010038674A1 publication Critical patent/US20010038674A1/en
Priority to US10/096,890 priority patent/US20020181633A1/en
Publication of US6377640B2 publication Critical patent/US6377640B2/en
Application granted granted Critical
Assigned to CHUAN, LEOW BAN reassignment CHUAN, LEOW BAN SECURITY AGREEMENT Assignors: SAPPHIRE COMMUNICATIONS, INC.
Assigned to B.C. LEOW reassignment B.C. LEOW OWNERSHIP TRANSFER Assignors: SAPPHIRE COMMUNICATIONS, INC.
Priority to US11/064,600 priority patent/US20050186933A1/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0047—Decoding adapted to other signal detection operation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0001—Systems modifying transmission characteristics according to link quality, e.g. power backoff
    • H04L1/0002—Systems modifying transmission characteristics according to link quality, e.g. power backoff by adapting the transmission rate
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H04L1/0054—Maximum-likelihood or sequential decoding, e.g. Viterbi, Fano, ZJ algorithms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults ; Receiver end arrangements for detecting or overcoming line faults
    • H04L25/085—Arrangements for reducing interference in line transmission systems, e.g. by differential transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/497—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems by correlative coding, e.g. partial response coding or echo modulation coding transmitters and receivers for partial response systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines

Definitions

  • Provisional patent application serial number 60/085,605 filed on May 15, 1998 by Francious Trans entitled “System and Method for Scalable Com2000 Gigabit Ethernet CAT5 Physical Layer (GPHY4 )” attorney docket number 3432; and (4) U.S. Provisional patent application serial number 60/089,526 filed on Jun. 15, 1998 by Francious Trans entitled “Simulation Finding for the Scalable Com2000 Gigabit Ethernet CAT5 Physical Layer (GPHY4 )” attorney docket number 3480.
  • the present invention applies to data communication media interfaces which send and receive coded digital data signals at high speeds over digital communication channels.
  • Expanding bandwidth relies on either installing the latest communications technology or improving transmission over existing communications lines.
  • Installing the latest communications technology is one solution that that is frequently adopted.
  • the cost of upgrading to the most recent communications technology may be prohibitive for many users. For these users, improving transmission over existing communications lines is the preferred choice.
  • the system and method for providing the increased and scalable bandwidth that provides secure communications would preferably be capable of universal application.
  • Universal application in this instance refers to the capability of providing a complete solution to communications transmissions such that the receiver and the transmitter are both capable of seamlessly sending and receiving the new communications signal. Ideally, this would be true across all communications mediums capable of supporting the system and method devised to resolve these problems.
  • the present invention provides a system and method for increasing bandwidth while enabling improved security for network communications.
  • the invention comprises a clock transfer system, a channel measurement and calibration system, an equalization system, a precision sampling system and a security system. Furthermore, these systems are combined to enable a new wireless network system.
  • Clock Transfer system provides synchronous phase and frequency transfer from one network node to another that proliferates throughout the entire network.
  • the Channel Measurement and Calibration system measures the communications channel to determine the highest possible data capacity and calibrates the channel to correct for errors or defects in order to maximize data throughput.
  • the Equalization system delivers the noise reduction schemes for improving the signal to noise ratio (SNR) of the Com2OOOTM system.
  • the signal coding system provides a baseband line signal coding method that increases the effective data throughput by increasing the number of symbols per hertz of data transmission.
  • the Precision Sampling system implements a precision phase offset in order to deliver precision phase delay controls for the new coding system.
  • FIG. 1A is the Com2000TM System Block Diagram. It is used to illustrate the Com2000 System's major components, interfaces and applications.
  • FIG. 1B is the Com2000TM System in a 2 pair cabling Network as opposed to the proposed 802.3ab I OOOBaseT that uses 4 wire pairs.
  • the proposed 802.3ab 1000 BaseT receiver complexity is also 4 times the complexity of the Com2000TM GPHY4 system. This figure is used to illustrate the Com2000TM System noise considerations and applications.
  • FIG 1 C is the ITSync System in a Three Tier Data Delivery Model. It is used to illustrate the new ITSync System's Intranet and Internet Information Delivery interfaces. It is also used as illustration for high level component's interactions and interfaces.
  • FIG. 1D is the ITSync Hardware Architecture Block Diagram. It is used to provide a high level descriptions of signal and data interactions of the major components in ITSync Hardware System.
  • FIG. 1E is the ITSync Software Architecture Block Diagram. It is used to provide a high level descriptions of major software components, their interfaces and layer breakdown structures.
  • FIG 1 J is the Time Sync Subsystem Block Diagram of the ITSync System. It is used to illustrate the Time Sync Subsystem's major components, interfaces and applications.
  • FIG. 2 is A 100/1000BaseT and Com2000TM 200Base-T device transmits on all four pairs from both directions of each pair simultaneously.
  • FIG. 3 is the Detail Com2000TM GPHY4's Subsystem Block. It is used to illustrate the Subsystem's major components, interfaces and applications.
  • FIG. 4 is the Detailed Subsystem Block Diagram of the Com2000TM. Data Conversion subsystem. It is used to illustrate the Subsystem's major components of data conversion, interfaces and applications for both the digital and analog circuit perspectives.
  • FIG. 4 a illustrates the NEXT and FEXT models used in the design simulations.
  • the NEXT models are NEXT measurements offset in the direction of the TSB67 category 5 limit so that the peak of each curve touches the limit. The offset thus produces the “worst case” category 5 NEXT models.
  • FIG. 4 b illustrated the models are based on measurements offset in the direction of the channel limit so that the peak of each curve touches the limit.
  • the FEXT models are included on this plot to demonstrate that the FEXT noise is comparable in magnitude to the NEXT noise.
  • the FEXT models are based on the power sum of the pair-to-pair measurements while the NEXT models are based on the pair-to-pair measurements.
  • One effect of power summation is that the characteristic nulls in the coupling curve tend to disappear once multiple curves are added.
  • NEXT and FEXT Coupling One effect of power summation is that the characteristic nulls in the coupling curve tend to disappear once multiple curves are added.
  • FIG. 4 c is a Return Loss models used in design simulations are based on measured data.
  • FIG. 5 a is the Time Sync Subsystem's Mode 2 Software Logic Block Diagram of the ITSync System. It is used to illustrate the software logics of the mode 2 component of the Subsystem's software major components, interfaces and applications.
  • FIG. 5 b is the Detail Level of Decision Feedback Equalizer for Detection Subsystem Block Diagram for the Com2000TM Equalizer subsystem. It is used to illustrate the equalizer coefficient generation, major components, interfaces and applications.
  • FIG. 5 c is the Detail Level of NEXT and ECHO Equalizers Subsystem Block Diagram for the Com2000TM ECHO/NEXT Equalizer subsystem. It is used to illustrate the Cross Talk Noise Cancellation major functional components, interfaces and applications.
  • FIG. 5 d is the Detail Level of NEXT and ECHO Equalizers Subsystem Block Diagram for the Com2000TM ECHO/NEXT Equalizer subsystem. It is used to illustrate the interaction between different filters during different mode of Cross Talk Noise Cancellation operations. It also illustrates the major functional components, interfaces and applications.
  • FIG. 5 e is the High Level Data Signal Detection Subsystem Block Diagram for the Com2000TM Signal Detection subsystem. It is used to illustrate the Signal Detection Circuit's major components, interfaces and applications.
  • FIG. 6 illustrates the Detail Level Impacts of ISI and SNR on the DFE Equalizers and their convergence. It is used to illustrate the Inter-symbol Interference Noise Cancellation major functional component analysis, interfaces and applications.
  • FIG. 6 a details Level Performance of ISI and SNR impacts on the ECHO/NEXT/FFE/DFE Equalizers and the coefficient derivations.
  • This diagram shows Subsystem Block Diagram for the unsynchronized clock phase (AWGN noise) contributions and Com2000TM Equalizer on effective SNR. It is used to illustrate the phase and time dispersion (phase) effects on the ECHO and NEXT Cancellation functional component analysis.
  • FIG. 6 b illustrates the spectrum of 1000/2000Base-T is shaped to match the spectrum of 100Base-TX.
  • the spectra and the symbol rates of the two networks were matched in order to facilitate the development of a 100/1000Base-T transceiver. We will use this as a basis of comparison between the 1000BaseT and newly invented Multi-Gigabit Com2000TM signaling.
  • FIG. 6 c illustrates PAM-5 Eye Pattern. 1000Base-T generates a 5-level 2V peak to peak data signal with the symbol period of 8 nsec. Eye pattern examples of binary and bandwidth efficient data signals transmitted at approximately the same voltage level. The openings of the eye patterns exhibited by the bandwidth efficient systems are considerably smaller than those of the binary systems
  • FIG. 6 d illustrates the Eye patterns of 2-(NRZ) 3-(MLT3) and 5-level (PAM-5) Signals. Increasing the number of levels while maintaining the same transmit voltage reduces the SNR margin of the system. If the noise voltage is sufficiently high to force the data signal to the wrong voltage level (e.g. to the wrong side of the “1” ⁇ “0” threshold as shown on the left) the affected symbol can be misinterpreted by the receiver resulting in bit errors.
  • FIG. 7 illustrates the TDMA Time chart for Host Communication Subsystem's WOE Logic Block Diagram of the System. It is used to illustrate the time and frequency TDDA and DIPA algorithm logics of the communication director component in the Subsystem's software.
  • FIG. 7A 0 illustrates the Time Division Duplex Access or TDDA Algorithm of the Host Communication Software Logic. It is used to illustrate the transition logic of the communication TDDA component in the Subsystem's software.
  • FIG. 7A 1 is the Dynamic Internet Protocol Access or DIPA Algorithm of the Host Communication Software Logic. It is used to illustrate the transition logic of the communication DIPA component in the Subsystem's software.
  • FIG. 7B is the common operating logic for both TDDA and DIPA Algorithms of the WOE Communication Software Logic. It is used to illustrate the time variant transmission period that allocates for each of the nodes of the TDDA & DIPA components in the Subsystem's software.
  • FIG. 7C is the common operating logic for both TDDA and DIPA Algorithms of the WOE Communication Software Logic. It is used to illustrate the foreground and background scheduling time variant transmission period that allocates for each of the nodes of the TDDA & DIPA components in the Subsystem's software.
  • FIG. 7D is the common operating logic for both TDDA and DIPA Algorithms of the WOE Communication Software Logic. It is used to illustrate the time variant transmission period that allocates for each of the nodes of the TDDA & DIPA components in the Subsystem's software.
  • FIG. 7E is Data Collision Time Sequence Diagram for both Bus and Star Topologies of the TDDA Algorithm. It is used to illustrate the methods of improving the current bandwidth of the existing networking infrastructure.
  • FIG. 7F is the Time Division Password Access or TDPA Algorithm logic of the WOE Communication Software Logic. It is used to illustrate the time variant password access period that allocates for each of the nodes of the networking components in the Subsystem's software.
  • FIG. 7G is the Carrier Signal Offsets Access or CSOA Algorithm logic of the WOE Communication Software Logic. It is used to illustrate the time variant connection signal access period that allocates for each of the nodes of the networking components in the Subsystem's software.
  • FIGS. 8 and 8 a are analog circuit illustrations of an embodiment of the subsystem block diagram for the Com2000TM's Reference Clocks & Measurements Subsystem having 6 distinct subsystems: Disciplined Signal Generator, Oscillator Reference Clock Generator, Precision Reference Clock Generator, Precision Receiver, Corrected Output Generator, and Measurement Source Selector.
  • FIG. 8 b illustrates Signal and noise power spectra inside the receiver.
  • the signal and noise spectra are shown for 2 simulated 1000/2000Base-T designs targeting 3 dB and 10 dB of SNR margin.
  • the echo and NEXT spectra are shown at the output of the cancelers.
  • FIG. 8 c summarizes of the SNR margin figures resulting from the simulations of the 3 dB and the 10 dB design criterias. The simulations are based on the MatlabTM code published in the IEEE 1000Base-T Bluebook.
  • FIG. 9 is the Reference Clocks & Measurements Subsystem's VHDL State Transition Block Diagram of the Com2000TM System. It is used to illustrate the States and Modes of the Subsystem's State Transition Diagram major components, interfaces and applications.
  • FIG. 9 a is the Reference Clocks & Measurements Subsystem's Mode 2 detailed VHDL algorithm diagram of the Com2000TM System. It is used to illustrate the VHDL logic of the mode 2 component of the Subsystem's VHDL State Transition Diagram.
  • FIG. 9 b illustrates the relationship of 100Base-T Cable Propagation Delays to Overall Collision Budget. The 1000/2000BaseT and Multi-Gigabit cable propagation delays will be determined by the Com2000TM Base-T device in realtime for automated MAC collision budget calculations.
  • FIG. 9 c provides the propagation delay skew limits for simultaneously transmission over 4 pairs (8 wires) Networks.
  • Com2000TM Base-T device calibrated the skew offsets during power up phase and is used for compensation during the data transmission.
  • FIG. 10 is a Typical LAN Front End Configuration Logic Block. It is used to illustrate the PHY logic of the major components of the 10/100BaseT logic, interfaces and applications.
  • FIG. 10 a provides the simulation results obtained with a 51.84 Mb/s 16 CAP transceiver operating over 100m CAT3 cable.
  • FIG. 10 b provides the convergence characteristics of the FFE/DFE Filter in the presence of a single cyclostationary NEXT interferer.
  • FIG. 10 c illustrates the noise at each receiver is the sum of NEXT from 3 adjacent pairs, FEXT from 3 adjacent pairs, transmit echo and ambient noise. All four sources of noise add onto the attenuated receive data signal.
  • FIG. 11 is the Discipline Signal Generator Diagram. It is used to illustrate the Signal Synthesis of the Time Sync Hardware Subsystem.
  • FIG. 11 a illustrates the interleaved Pam-5 data recovery system.
  • FIG. 11 b provides an example of a binary decoder of the present invention.
  • FIG. 11 c illustrates the standard 100BaseT MLT-3 and Newly Invented Partial Response of NRZ signaling and their associated data generator & block diagrams.
  • FIG. 12 is the Oscillator Reference Clock Generator Diagram. It is used to illustrate the Oscillator Tuning and Selection Circuits of the Time Sync Subsystem.
  • FIG. 13 is the Pseudo Random Noise (PRN) and Reference Clock Generator Diagram. It is used to illustrate the Synchronous phase lock loop circuit of the Time Sync Subsystem.
  • PRN Pseudo Random Noise
  • Reference Clock Generator Diagram It is used to illustrate the Synchronous phase lock loop circuit of the Time Sync Subsystem.
  • FIG. 14 is the Measurement Source Selector Diagram. It is used to illustrate the Phase Lock Loop, Time and Frequency Measurement Counter circuits of the Time Sync Subsystem.
  • FIG. 15 is the Corrected Output Generator Diagram. It is used to illustrate the synchronous output signals circuits of the Time Sync Subsystem.
  • FIG. 16 is the PRN Receiver Diagram. It is used to illustrate the PRN tracking receiver circuits for decoding the reference signal data.
  • FIG. 17 is the Communication Reference Clock Generator Diagram. It is used to illustrate the Phase-Lock Loop and signal synthesis of the reference signal circuit.
  • FIG. 18 provides a simulated Eyc Diagram for 1000BaseT PAM-5 signaling.
  • FIG. 19 A Typical Power Spectrum for 1000BaseT PAM-5 signaling. Refer to FIG. 7 a with pulse shaping .
  • FIG. 20 illustrates the invented interleaved PAM-5 signaling as indicate at the output B of the FIG. 16 for Multi-Gigabit signaling.
  • FIG. 21 illustrates the newly interleaved PAM-5 signaling.
  • FIG. 22 Same as the FIG. 20 with faster transition edge for Y signal.
  • FIG. 23 A large drawing of the new interleaved PAM-5 signaling with faster transition edge (Signal B of the FIG. 16).
  • FIG. 24 A Eye Diagram for newly invented simulated interleaved PAM-5 signaling's of Com2000TM Multi-Gigabit signaling. (Signal B of the FIG. 16)
  • FIG. 25 A newly invented Power Spectrum for Com2000TM Multi-Gigabit signaling (Signal B of FIG. 16) in comparison to the FIG. 19 for 1000BaseT PAM-5 power spectrum. Note Com2000TM Multi-Gigabit signaling power spectrum is about 3-6dB less than the PAM-5 spectrum in FIG. 19.
  • FIG. 26 A newly invented simulated partial response+interleaved PAM-5 signaling diagram for Com2000TM Multi-Gigabit signaling. (Output Signal C of FIG. 16)
  • FIG. 27 The Eye diagram of a newly invented simulated partial response+interleaved PAM-5 signaling's of Com2000TM Multi-Gigabit signaling. Note that there is 8 eyes and the eye is 4 ns in width. These are overcomed via the Com2000TM Noise suppression and Precision Sampling Technologies.
  • FIG. 28 Power Spectrum for a newly invented for Com2000TM Multi-Gigabit signaling (FIG. 26) in comparison to the FIG. 19 for 1000BaseT PAM-5 power spectrum.
  • FIG. 29 Relevance of Propagation Delay and Delay Skew specifications to emerging 1000BaseT IEEE.
  • FIG. 30 a illustrates the NRZ and Differential Manchester binary coding schemes.
  • FIG. 30 b illustrates the spectral shapes of random 10 Mb/s NRZ and 10 Mb/s Manchester data signals.
  • the Manchester spectrum corresponds to the spectrum of a perfectly random 10 Base-T signal.
  • FIG. 30 c illustrates the spectral efficiency through multi-level amplitude coding.
  • the 4-level coding cuts the frequency of voltage transitions in half.
  • FIG. 30 d illustrates the Spectral efficiency through multi-level coding.
  • the 4-level signal consumes half the bandwidth of the 2-level signal.
  • FIG. 31 illustrates the 1000BaseT PAM-5 signaling (Output A) and newly invented Partial Response of PAM-5 signaling (B & C) and their associated data generator and block diagrams.
  • FIG. 32 illustrates a Typical simulated 1000BaseT pseudo-random PAM-5 signal.
  • FIG. 33 depicts the Com2000TM Coherent Carrier Recovery. It is used to illustrate the phase coherent clock recovery for the partial response PAM-5 modulated input signal.
  • FIG. 34 illustrates a 100/1000BaseT and Com2000TM 2000Base-T device transmits on all four pairs from both directions of each pair simultaneously.
  • FIG. 35 illustrates the ITSync System in a Virtual Network. It provides the ITSync System functions and applications in multiple platforms when it integrates and functions as a component of Internet.
  • FIG. 36 is the Host Communication Subsystem's WOE Logic Block Diagram of the ITSync System. It is used to illustrate the transition logics of the communication director component in the Subsystem's software.
  • FIG. 37 is the Three-Tier Software Model Diagram in the Distributed and Remote Computing Application Models. It is used to illustrate the ITSync system's major components, their interfaces and applications in a multi-tiers logic system's software.
  • the present invention hereinafter referred to as the Com2000TM system, provides a system and method that measures the channel, codes a new signal using precision control of the signal's frequency and phase, and adjusts the signal to eliminate distortions arising from the increased data throughput provided by the new signal. Additionally, the new signal is both scaleable and secure using coding systems that take advantage of the precision control.
  • the present invention integrates the subsystems that provide this functionality and may be manifested at either the physical layer interface or the medium access layer interface for all communication system types including Ethernet, cable and xDSL modems, POTS, Satellite and wireless networks. For clarity, the descriptions will generally focus on the Ethernet data Communications.
  • the precision controlled communication environment is enabled through a Clock Transfer system.
  • This system provides synchronous phase and frequency transfer from one network node to another that proliferates throughout the entire network.
  • the network is then in turns providing a Synchronous Communication Environment that enables multitude of other enabling technologies to deliver an increased bandwidth solutions.
  • the Clock Transfer system provides the baseline precision required for manipulating and controlling specific signal characteristics enabling increased data throughput and more efficient bandwidth utilization.
  • the present invention provides a Channel Measurement and Calibration system that measures and calibrates the communication channel to determine the highest possible data capacity of the particular medium. Initially, the communication channel must be characterized so that the errors and imperfections, such as frequency and phase distortions, can be identified. The calibration system then uses these measurements to improve the communication channel resolution by controlling the errors and imperfections of the channel. This system provides scaleable bandwidth transmissions while allowing the best possible data throughput across the transmission medium.
  • the Channel Equalization system provides adaptive filters and algorithms that model the estimated signal and channel responses to optimize signal recovery.
  • the Equalization system delivers the noise reduction schemes for improving the signal to noise ratio (SNR) of the Com2000TM system. Improving the SNR allows ultra high-speed data modulation methods that increase the channel capacity and data for every Hz bandwidth of signal frequency.
  • the signal coding system provides a baseband line signal coding method that increases the effective data throughput by increasing the number of symbols per hertz of data transmission.
  • the Com2000TM new asynchronous signal coding such as Partial Response PAM-5 (SPAM-5 ) uses the baseband PAM-5 signaling, coding and scrambler as suggested in the IEEE 802.3ab standard to satisfy the FCC power emission requirements.
  • the Com2000TM Precision sampling svstem implements a precision phase offset in order to deliver precision phase delay controls for the partial response PAM-5 realization.
  • the Com2000 TM System provides multi-level scalability for 100, 1000 and 2000 Base-T data transfers.
  • the Precision Sampling system ensures that every clock signal in each system is transmitted and sampled at the receiver within a predicted phase interval.
  • the Precision Sampling system also provides a precise method of measuring the power of the received signal.
  • Each of the systems of the Com2000TM system in conjunctions with the clean signal and improved communications channel, enables a method of providing data and network security at the physical signal layer—greatly reducing the current overhead of encryption and decryption.
  • the Com2000TM Electronic DNA (E-DNA) Security System generates a unique electronic signal signature that proliferates throughout the entire data communication networks.
  • the signal's signature is composed of both the waveform signal itself and the content of the waveforms.
  • the security system transmits the signature of the waveform by pre-positioning the signal at a specific frequency and phase matrix cell.
  • the signal signature of the waveform's content is provided via the pseudo-random noise (PN) signature for each node of the network.
  • PN pseudo-random noise
  • This PN signature provides network security by prohibiting any unauthorized intrusion by validating the signature, or E-DNA, of the sending node.
  • the security systems works in conjunction with standard MAC layer encryption and decryption algorithms, such as the Time Division Password Algorithm, Connection Awareness Algorithm and Carrier Signal Offset Algorithm, to make transmissions over the Com2000TM system virtually impregnable from unwanted access.
  • the preferred embodiment of the system is in the form of a 10/100/1000/2000Base-T Com2000TMGPHY4 physical interface chip and 10/100/1000/2000Base-T Com2000TM GMAC4 media access interface chip.
  • the Com2000TM system provides Multi-Gigabit channels using the present CAT5 UTP network infrastructure.
  • the system provides advanced IT management across many communications environments. Details of a wireless data communication environment using the Com2000TM system are explained in the Wireless Information System.
  • This section describes the Com2000TMGPHY4 Clock transfer system for a precision controlled data delivery system and the underlying technologies that are involved in the design and development of this high-speed data communication transceiver.
  • the Clock Transfer system provides precision frequency, phase and time control for the data communication network, enabling Gigabit data communication over the same standard 8-wire Unshielded Twisted Pair (UTP) CAT5 cable as 100Base-T.
  • the Clock transfer system may provide the precision phase, frequency and time control on a network wide basis enabling the network to operate in a synchronous fashion.
  • This system is the cornerstone of the Com2000TMGPHY4 operation that enables the accompanying Precision Sampling system to precisely position the phase sampling and measurement windows at the center of the Eye Diagram with minimal error. This in turn provides the capability to operate at Multi-Gigabit data rates.
  • the preferred embodiment of the Com2000TMClock Transfer system is on the network physical interface device (PHY or GPHY4) of the CAT5 Gigabit network. This description is not intended to limit the application of this system to a Cat5 gigabit network, however, as those skilled in the art will recognize that the system may be used in any number of networking systems.
  • the Clock Transfer system provides the “heartbeat” of the Com2000TMSystem.
  • the clock transfer system relies on several subsystems including the Reference Clocks and Measurement subsystem, the Precision Reference Clock Generator Subsystem, LAN Reference Clock Generator subsystem.
  • the Reference Clocks & Measurements Subsystem maintains and corrects the frequency and phase reference signals for the entire Com2000TM transceiver. These corrected frequency and phase reference sources are transmitted across the network system through the Precision Reference Clock subsystem, which selects the reference source, such as external precision reference signals, LAN communication channel signal, or internal free running clock, to utilize as the system reference. (See FIG. 8, 8 a , 9 , 9 a ).
  • the Clock transfer system through the LAN Reference Clock Generator subsystem, enables the network system nodes to synchronize frequency and phase and operate in unison across the entire network. This enables the extension of the phase-lock period of the receiving clock allowing larger data packages to be transferred.
  • the Clock transfer system's synchronous nature further enables reduction in both self-generated noise and Inter-symbol Interference (ISI).
  • ISI Inter-symbol Interference
  • the Com2000TMClock transfer system enables Precision
  • the Clock transfer system operates within the Com2000TM State Transition Diagram (STD). Let us describe in detail the VHDL logic interaction for each system mode of the STD.
  • the states, or operating modes, are setup in such a way that the Com2000TM Clock Transfer System can set the desired starting mode through a Control Mode command that forces the VHDL logic to go directly to the selected mode.
  • the VHDL logic increments through each of the modes in sequence.
  • the eleven initialization and training states, or operating modes, are described below: (See FIG. 9) 1. Power Up. 2. Discipline Local Oscillator. 3. Initialize all communication channels. 4. Calculate internal communication channel offsets or biases for intrinsic calibration. 5. Internal Idle - Stay off communication channel & maintain system phase. 6. Select the communication channel for Phase and Frequency Transfer. 7. Establish communication channel. 8. Calculate external communication channel offsets or biases for extrinsic calibrations. 9. Perform half-duplex Frequency & Phase Transfers. 10. Perform full-duplex Frequency & Phase Transfers. 11. External Idle - Stay off communication channel & maintain external system phase and frequency.
  • the system upon power up (Mode 1 ), the system performs a self-test and starts disciplining (precision tuning) its local oscillator to the selected traceable reference source (Mode 2 ).
  • the CAT 5 communication channel signal protocols are then initialized (Mode 3 ) to the common heartbeat of the reference, or disciplined frequency and phase, so that the communication channel biases can be determined (Mode 4 ).
  • the system is now ready for external phase and frequency transfers (Mode 5 ) that can be initiated through an automatic sense signal on the communication channel's data signal (Mode 6 ).
  • the received data signal is tracked and decoded (Mode 7 ) for Station Identification verification and node awareness, and to determine whether the received station identification is synchronized to the traceable reference.
  • the station's Phase and Frequency Transfer process is initiated (Mode 8 ).
  • the system first determines its phase and frequency offsets relative to the received signal data of the station ID (Mode 8 ). Once the offsets are determined, the values can be sent back to the requested station ID and used for tuning its local oscillator accordingly (Mode 9 ). The process continues until the Station ID local reference is within the designated tolerances (Mode 9 ). The Station ID then does the final full duplex ranging estimates of the offsets (Mode 10 ) for fine-tuning of the synchronization phase and frequency offsets.
  • the Station ID is declared as a Disciplined Station ID and the process will suspend for a predetermined period before the commencing fine tuning process again (Mode 11 ).
  • the training process continues until all newly identified station ID's internal oscillators are disciplined. Within a few seconds, this training and calibration process brings the network system into an initial disciplined state that is continuously fine-tuned during normal system communication.
  • Mode 1 Power Up
  • Mode 2 Discipline Local Oscillator
  • the Com2000TMsystem is internally locked to the station reference source through the default LAN communication channel input signals.
  • the Clock Transfer logic has the option to select from other reference sources if the current LAN communication channel signals are not available.
  • the Com2000TM system has the capability to synchronize its local reference to the phase and frequency of any communication reference source.
  • the system can therefore be used to determine the phase and frequency offsets of its local reference source relative to any communication node through the tracking of the communication channel.
  • the system can determine the phase and frequency offsets (matrix cell of frequency versus Phase) of one particular communication channel node relative to another similar communication channel node or an entirely different communication channel node.
  • the default input LAN data communication channel it is used as a reference source (through timing recovery circuitry) for disciplining the internal oscillator and then is used as the disciplined reference source to propagate the absolute phase and frequency across the LAN communication nodes.
  • the Reference Clocks & Measurements Subsystem includes the Disciplined Signal Gencrator ( 11 ), Oscillator Reference Clock Generator ( 12 ), Precision Reference Clock Generator ( 13 ), Measurement Source Selector ( 14 ). Measurement Reference Clock Generator ( 141 ), Corrccted Output Generator ( 15 ) and The Precision Sampling Logic ( 16 ).
  • the Precision Sampling Logic controls all aspects of the Precision measurement and timing functions. This includes signal clock tracking and management of the Precision signal processing, Phase Estimator Control of the measurements for timing solutions, phase/frequency transfer, security signature processing and PLL controls.
  • the frequency reference ( 194 ) for the Precision Reference Clock Generator ( 13 ) is selectable ( 122 ) from either an internal Tunable Crystal Oscillator ( 123 ) or an external reference input ( 125 ).
  • the selected Precision reference ( 194 ) drives a phase lock loop of the Precision Reference Clock Generator ( 13 ) at the Precision Sampling Logic signal input reference rate or Precision reference ( 194 ).
  • the Precision reference clock ( 191 ) is distributed to the Precision Sampling Circuit logic and the DDS Signal Synthesizer ( 111 ) for generating the Precision corrected 125 MHz output ( 19 G).
  • the Precision Sampling Logic performs all of the Phase and Frequency offset comparison functions, signal phase and frequency related processing and tracking of individual frequency and phase errors.
  • the Corrected Output Generator ( 15 ) produces 2.5, 25, 125, 250 and 500 MHz outputs ( 159 B, 159 C) and a 1 and 100 Pulse Per Second (PPS) signal ( 159 A).
  • the Disciplined Signal Generator ( 11 ) produces a disciplined 125 MHz output ( 19 F).
  • the corrected output signals are all synchronized to the Precision reference tracking clock ( 19 J).
  • the Precision reference tracking clock is traceable to the World Standard Reference.
  • the Precision Reference Tracking Clock ( 19 J) and the output frequencies ( 159 A, 159 B, 159 C) are all within 10 parts per trillion.
  • the 100 PPS ( 19 K, 159 D and 159 A) is maintained within 4 ns RMS of the Precision Reference Tracking Clock ( 19 J).
  • the DDS Signal Synthesizer ( 111 ) is used to generate the 125 MHz Precision corrected reference signal ( 19 G).
  • the output frequency is controlled by the input control value ( 114 ) from the Clock Tuning Logic ( 161 ) of the sampling circuitry ( 16 ).
  • the N bit control value ( 114 ) allows the output digital frequency ( 116 ) to be controlled to better than 10 parts per trillion.
  • the control value is derived by the Phase Estimator Control solution of the VHDL logic ( 161 ). This value is continually updated to maintain accuracy.
  • the DDS Signal Synthesizer ( 111 ) flywheels using the last valid control number ( 114 ).
  • the output digital frequency ( 116 ) will then drift according to the aging rate of the oscillator ( 123 ), ⁇ 50 PPM drift per day.
  • the output digital frequency of the DDS Signal Synthesizer ( 116 ) is a digital sine wave that is converted to analog using a fast Digital-to-Analog (DAC) converter ( 112 ).
  • the resulting analog signal ( 117 ) is filtered using a narrow bandpass filter ( 113 ) to remove the unwanted noise and harmonics.
  • the output Precision corrected 125 MHz is buffered for isolation ( 19 F).
  • the 2.5 and 25 MHz frequency outputs ( 159 B, 159 C) are generated from ( 153 , 154 ) the 125 MHz Precision corrected signal ( 19 G). The two frequencies are then filtered to remove spurs and to convert the signals to a sine wave ( 155 , 156 ).
  • the frequency dividers ( 153 , 154 ) are synchronized to the 100 PPS ( 159 D) to insure consistent phase relationships between the output frequencies ( 159 B, 159 C) and the 100 PPS signal ( 159 D).
  • the outputs are buffered ( 157 ) to achieve an isolation between frequency outputs ( 159 B, 159 C) of greater than 100 dB.
  • the 100 PPS signal ( 159 D) is generated from the 125 MHz clock.
  • the counter ( 152 ) is initially jam set ( 159 ) to properly set the phase, and thereafter maintained through corrections to the DDS Signal Synthesizer ( 111 ).
  • Verification of the 100 PPS phase is accomplished by sampling both the 100 PPS ( 152 ) and the DDS phase ( 115 ). Calibration and alignment of these two registers is performed at power up to achieve a resolution of 125 ps.
  • the method of generating the 100 PPS signal ( 159 A) is critical as it allows all generated clocks such as 500, 125 MHz ( 19 F), 2.5 MHz ( 159 B) and the 25 MHz ( 159 C) to maintain phase coherence with each other.
  • Non-coherent designs can jump the phase of the 100 PPS signal ( 159 A) with respect to the Precision corrected clock outputs ( 19 F, 159 B, andl 59 C) and upset the phase measurement and calibration circuitry.
  • the Precision corrected 100 PPS signal ( 159 D) is derived from the 125 MHz oscillator ( 123 & 111 )
  • the Pulse-to-Pulse jitter is kept to less than 1 ns RMS. Corrections of the 100 PPS ( 159 D) over phase are created by slowly tuning the 125 MHz oscillator ( 123 , 111 ) so that for changes in Precision reacquisition, or other operating conditions, the corrected signals maintain extremely stable outputs. Phase jumps and output discontinuities are therefore eliminated.
  • the Measurement Source Selector ( 14 ) allows an external 100 PPS input ( 149 C), or an external 100 PPS derived from the external frequency ( 19 A), to be measured using the Precision corrected reference ( 19 G).
  • the 100 PPS is measured to a resolution of 1 ns and the frequency is measured to a long-term resolution of 10 parts per trillion.
  • a 500 MHz clock ( 147 ) is generated.
  • the 500 MHz clock ( 147 ) is Precision corrected because it is phase locked, as shown in the Measurement Reference Clock Generator ( 141 ), to the Precision corrected 125 MHz signal ( 19 G).
  • the Synchronization Circuit ( 144 ) for the latch ( 143 ) resynchronizes the asynchronous signal input ( 149 C) to the 500 MHz clock ( 147 ) while latching ( 143 ) the phase of the 500 MHz clock ( 149 A). This allows a measurement resolution of 1 ns to be obtained.
  • the corrected Precision PLL 500 MHz signal ( 147 ) is down counted ( 142 ) in a series of decade counters to 100 Hz ( 149 A).
  • the 100 Hz and the Precision corrected 100 PPS ( 149 B) are in phase with each other but with some fixed but unknown offset.
  • a one-phase measurement is made by latching ( 143 ) the phase of the counter ( 142 ) at the Precision corrected 100 PPS signal selection ( 149 B).
  • the received external 100 PPS ( 149 C) is then selected from the multiplexor (mux)( 145 ) and the phase of the counter ( 142 ) is again latched ( 143 ).
  • the difference is the offset of the Precision corrected 100 PPS ( 149 B) relative to the input 100 Hz signal ( 149 C).
  • the measurement continues at a 0.1 second update rate.
  • the external input is divided down ( 19 A) to a 100 Hz signal.
  • the 100 Hz is used by the mux ( 145 ) and the Sync ( 144 ) to latch ( 143 ) the phase of the 500 MHz down counter ( 142 ).
  • the one-shot Sync ( 144 ) measurement's accuracy of 5 parts per billion is initially obtained. The resolution improves when integrated over time. At 500 seconds, during normal data communication operation, the measurement resolution reaches the specified 10 part per trillion. All counter measurements are averaged for 500 seconds to insure full resolution at each subsequent measurement (100 Hz).
  • the local frequency ( 19 F) is disciplined to the selected reference, it is used to generate the corresponding timing and clock signals for the Synchronous Partial Response PAM Modulator and Demodulator and the LAN Communication Channel ( 37 ).
  • the previous discussion provided the overall structure and operation of the Reference Clocks and Measurement Subsystem. The following paragraphs will discuss how the master generated reference source is transferred across the LAN communication channel to discipline the local slave's oscillator with respect to the phase and frequency reference of the master.
  • the Network Com2000TMTransceiver ( 31 ), or the LAN Front End Interface shown in FIG. 10, is comprised of a Transmitter Section and a Receiver Section.
  • the network system Upon completion of the initialization and training phase, the network system enters the normal data processing phase that maintains the disciplined Clock Phase and frequency across the networking system.
  • the Com2000TMClock Transfer Logic transmits the IDLE Clock Symbol for continuous system phase and frequency tuning.
  • the 1000/2000Base-T Transmit Symbol Encoder accepts 8-bit data from the MAC GMII and converts it into Quinary encoded symbols for differential PAM-5 signal modulation transmission.
  • the signal levels of the differential driver ( 314 ) conform to the specifications in the 1000Base-T IEEE proposed standard.
  • the Com2000TM Channel Equalization and Filter Subsystem ( 312 ) performs the auto-correlation function for the received unique Multiple Access PN (Pseudo Random Noise) sequence of the FFEIDFE equalizer predefined preamble data.
  • the clock recovered from the received preamble data in the phase lock loop of the Clock Recovery Controller Logic block ( 311 ) is captured and used to steer the local clock.
  • the Transmitter clock reference is the corrected and disciplined 500 MHz clock ( 19 F) and is used as the reference source for the Channel Equalization and Filter ( 312 ).
  • This clock is derived from the selection of either an internal clock source ( 123 ), the received data clock from The Clock Recovery Controller Logic block ( 311 ) or an external disciplined clock ( 121 ).
  • the derived clock is used as the transmitting frequency reference ( 312 ). This provides enormous flexibility for the data throughput and synchronization whether utilizing packet-based or cell-based data packages or an external or internal clock source for the transmission frequency reference.
  • the clock transfer is able to deliver frequency and phase synchronization based on the transmit and receive symbol clock pulses ( 19 A).
  • the Com2000TM system is able to use the network clock synchronization to improve bandwidth and throughput over the network communications channels.
  • the transmitting symbol frequency reference of 125 Mbaud ( 37 ) is derived from the Com2000TM absolute oscillator clock ( 19 A) (World traceable frequency).
  • This clock pulse ( 19 A), or heartbeat is used for the carrier phase signal of the modulated Partial Response PAM-5 Coding data stream ( 315 , 313 ). Because the same heartbeat is on both the Com2000TM transmitter and receiver sides of the LAN communication nodes, the receiver enhances the SNR by improving the filter and equalizer operations, virtually eliminating frequency and phase lock loss and improving the complex signal modulation and data demodulation schemes.
  • the improvements, when selecting the reference signal ( 19 A), are mostly generated in the 100/1000/2000Base-T Function Block (FIG. 10).
  • This Block performs link integrity test, link failure indication and link reverse polarity correction, SQE test generation at the end of each transmitted packet, and collision detection for simultaneous transmit and receive packets.
  • the effective throughput of the 125 Mbaud network would be reduced in capacity due to the signal ISI noise, data retries due to lost data bits and phase lock loss.
  • the Com2000TM System implementation during heavy network loads, the system operates at near maximum capacity. This is due to the elimination and suppression of the relative phase offset between ISI sources, which enhances the equalizer and detection circuitry, and the elimination of the management overhead that a typical unsynchronized network incurs.
  • the filtered recovered clock ( 311 ) is fed to the LAN Reference Clock Gencrator ( 17 ) for providing the 125 MHz receive reference clock signal to the Measurement Source Selector ( 14 ) for measuring the phase and frequency offsets relative to the disciplined reference signal ( 19 A). This is done so the LAN communication signal, phase & frequency offset calibrations and phase & frequency transfers can commence.
  • the LAN Reference Clock Generator ( 17 ) is a Phase-Locked Loop (PLL) Frequency Synthesizer.
  • PLL Phase-Locked Loop
  • This block provides pre-scaler performance ( 178 , 172 ) for high frequency operation, permitting PLL designs that can utilize a smaller VCO division ratio ( 176 ).
  • the block 17 design makes possible wider loop bandwidths yielding faster settling phases and lower VCO phase noise contributions ( 179 ).
  • the Reference Clocks and Measurements Subsystem provides the system heartbeat and reference sources for the Com2000TM LAN System.
  • the control of this subsystem is from the Clock Transfer Precision Logic block ( 166 ), which executes the mode 2 VHDL logic algorithms for disciplining the local oscillator of the Com2000TM system.
  • the mode 2 logic is designed for autonomous operation.
  • the Com2000TM has three distinct phases of operation for disciplining the internal oscillator to the absolute phase and frequency reference. The first phase is the Frequency Jam Control, the second phase is the Phase Jam Control and third phase is the Closed Loop Tuning Control.
  • the Reference Clocks & Measurements control logic (M 201 , See FIG. 9 a ) controls the clock skewing of the local oscillator for disciplining to the Precision clock reference.
  • the Com2000TM System receives the Precision phase measurement ( 16 ) for the local oscillator frequency and phase offset values from the Phase Estimator Control Solution (M 202 ). This data is used by the Com2000TM system to determine the frequency value of the local oscillator ( 23 ) relative to the tracked Precision coded signal frequency ( 19 J) and the phase of the local oscillator ( 123 ) relative to the phase value decoded from the Precision Reference signal ( 19 L).
  • the Reference Clocks and Measurements Control Logic loads the controlled frequency value (the Phase Estimator Control Frequency solution), with certain gain K, into the Numerical Control Oscillator, or NCO, using the received Phase Estimator Control Frequency offset value.. This is done every cycle as defined by the Phase Estimator Control Solution rate and the Suspend Time Logic (M 216 ). Once the Phase Estimator Control frequency solution is within 500 ps/s (M 203 ) of the frequency error, the gain K for the Frequency Jam mode is adjusted (M 204 ) and the Frequency Jam Cycle repeats.
  • the Frequency Jam Mode is performed every cycle at the Phase Estimator Control solution rate until the value is within 50 ps/s (M 205 ) of the frequency error.
  • the Clock Control Logic (M 201 ) then transitions the system into the next state, the Frequency Fine Tune Mode.
  • the gain value K for the Frequency Jam mode is quite large and the Frequency Fine Tune Mode gain value K is quite small.
  • the Phase Estimator Control for the Frequency Fine Tune mode solution value is loaded into the NCO. This is done for every cycle at the Phase Estimator Control solution
  • the Clock Control Logic transitions the system into the next state, Phase Jam Mode, upon completion of the Frequency Fine Tune Mode.
  • the Reference Clocks & Measurements Control Logic (M 201 ) loads the controlled Phase value (The Phase Estimator Control solution), with certain gain K, into the NCO during the Phase Jam mode. This is done every cycle as defined by the Phase Estimator Control Solution rate and the Suspend Time Logic (M 216 ).
  • the gain K for the Phase Jam mode is adjusted (M 208 ) and the Phase Jam Cycle repeats. This is done every cycle at the Phase Estimator Control solution rate until the value is within 50 ns (M 209 ) of the phase error.
  • the Clock Control Logic transitions into the next state of operations.
  • the corrected 100 PPS ( 159 A) is adjusted by the amount indicated in the next Phase Estimator Control phase offset solution and the Precision sensor is commanded to adjust its internal Precision phase calculation with the same amount as the phase jam value.
  • the logic will transition into the Closed Loop Tuning mode (M 212 ).
  • the NCO is loaded with the 70%, 50% and 30% values of the Phase Estimator Control frequency solutions for a frequency error of 500 to 400 ps/s, 400 to 100 ps/s and 100 to 1 ps/s respectively.
  • the time (phase) is loaded with the 70%, 50%, 30% value of the Phase Estimator Control phase solutions for a time (phase) error of 1000ns to 500ns, 500ns to 200ns and 200ns to 50ns respectively.
  • the Com2000TM communication channels are internally locked to the local reference signal source ( 123 ).
  • the Channel Equalization Filter ( 312 ) and the Clock Recovery Controller Logic ( 311 ) select the derived Corrected 125 MHz signal source ( 19 F) as the reference signal for the PLL and the decoding ( 313 ) and encoding ( 315 ) blocks.
  • Mode 4 Calculate Internal Communication Channel Bias for calibration.
  • the Com2000TM communication receiver is phase locked to the internal transmitter BIT (Wrap around injection) signal with a clock frequency that is traceable to the 125 MHz Reference signal source ( 19 F).
  • the channel phase and frequency offsets are determined. This is a state where the Com2000TM's communication channels are internally locked to the local reference signal ( 123 ) and the phase and frequency offsets for the transmitters and receiversof the channels are determined relative to the absolute reference phase and frequency source ( 123 ).
  • the Phase and Frequency measurements ( 14 ) are performed for the selected communication channel.
  • the offset of the 100 PPS Reference signal ( 15 ) and the 100 PPS derived from the LAN received signal ( 9 ) has to be determined.
  • the 100 PPS phase offset value and frequency offset value of the BIT signal and the LAN reference source is determined.
  • the corrected Precision PLL 500 MHz signal ( 147 ) is down counted ( 142 ) in series decade counters to 100 Hz ( 149 A).
  • the 100 Hz and the Precision corrected 100 PPS ( 149 B) are in phase with each other but with some fixed but unknown offset.
  • a one-phase measurement is made by latching ( 143 ) the phase of the counter ( 142 ) of the Precision corrected 100 PPS signal selection ( 149 B).
  • the rcceived external 100 PPS ( 9 ) is selected at switch 7 for the Mux input signal ( 149 C) and is selected through the Mux ( 145 ).
  • the phase of the counter ( 142 ) is again latched ( 143 ) and the difference between the precision 100 PPS latched value and the external 100 Hz latched value is the phase offset relative to the Precision corrected 100 PPS ( 149 B).
  • the measurement continues at a 0.1-second update rate.
  • switch 5 selects the external input frequency source for the Auto Selector ( 121 ) input frequency.
  • the external input is divided down ( 19 A) to a 100 Hz signal.
  • the 100 Hz is passed through the Mux ( 145 ) to the Sync ( 144 ) to latch ( 143 ) the phase of the 500 MHz down-counter ( 142 ).
  • the offset frequency can be calculated.
  • the one-shot ( 144 ) phase measurement accuracy of 5 parts per billion is initially obtained. The resolution improves when integrated over time. At 500 seconds, during normal channel communication, the measurement resolution reaches the specified 10 parts per trillion resolution. All counter measurements are averaged for 500 seconds to insure full resolution at each subsequent measurement (100 Hz).
  • Mode 5 Internal Idle, Stay Off Communication Channel & Maintain System Phase.
  • the Com2000TM communication channels are internally locked to the local reference signal source ( 123 ) without transmitting or receiving any data from the communication channel.
  • the system phase is maintained and calibration is done periodically. This phase is performed during IDLE system operation.
  • Mode 6 Select The Communication Channel For Phase and Frequency Transfers.
  • the Com2000TM communication channels are sending and listening to and from external nodes.
  • This state performs a signal search in two-dimensional space, frequency and phase, for the received data signal. It performs a frequency search and then phase-locks the received preamble PN sequence of the signal.
  • the received signal offsets from the local reference are determined and compared with the expected frequency and phase cell of the sending node. This establishes a node specific electronic signature (E-DNA) that is utilized for network security.
  • E-DNA node specific electronic signature
  • the transmit reference carrier is phase locked to the local reference signal source ( 123 ) and the encoded data is superimposed on the carrier for sending the data out on the selected communication channel.
  • the Com2000TM Transceiver System extracts the station ID (PN sequence preamble) or identification information from the data received from each station node and determines if the station is a proper group member. If the incorrect ID is received, the LAN/WAN transceiver will keep attempting to extract the ID from the data until the correct or expected station ID is received.
  • station ID PN sequence preamble
  • identification information from the data received from each station node and determines if the station is a proper group member. If the incorrect ID is received, the LAN/WAN transceiver will keep attempting to extract the ID from the data until the correct or expected station ID is received.
  • Mode 8 Calculate External Communication Channel Offsets or Biases for calibration.
  • the communication receivers are phase locked to the external transmitter signal with a clock frequency and phase that have unknown offsets relative to the internal local reference that is traceable to the 125 MHz Reference signal source ( 19 F).
  • phase and frequency offsets are determined.
  • the Com2000TM communication channel is externally locked to an unknown input reference signal and the phase and frequency offsets on the transmit and receiver section of the channel are determined relative to the absolute reference phase and frequency source ( 123 ).
  • the Phase and Frequency measurements ( 14 ) are performed for the selected communication channel utilizing its received derived 100 PPS frequency signal.
  • the Com2000TM Transceiver unit includes circuitry to count the number of cycles after the “On Phase” mark when decoding the data and resolving down to the “Digital Carrier Cycle Resolution”.
  • the unit outputs a 100 PPS pulse synchronized to the phase code “On Phase” mark.
  • This pulse is available as a TTL/CMOS output and can be used to initiate a host (MAC) interrupt that is a precision interval clock pulse.
  • MAC host
  • This interrupt pulse can be programmed to generate a synchronized pulse from 2000 PPS to 100 PPS.
  • This provides an absolute time reference source capability within the Com2000TM Transceiver. This can be used as an UTC and World Standard time reference (i.e. year 2000-rollover solution).
  • Mode 9 Perform 1 Way Frequency & Phase Transfer to an External Communication node.
  • the Reference Clocks And Measurements Subsystem performs the phase and frequency transfer between nodes with an absolute reference from the sending node to a receiving node that has no absolute signal references.
  • full duplex phase and frequency transfers can commence.
  • the Full duplex transfer technique is used for point-to-point phase and frequency transfer to obtain the highest precision and accuracy.
  • Both the Slave and Master receive and transmit stations exchange timing and frequency information through the communication channel protocol employing appropriate coding signals for Category 5 UTP infrastructure and pseudo noise (PN) coded signals for security.
  • PN pseudo noise
  • the relative phase measurement consists of simultaneous phase interval measurements ( 14 ) at both the Slave and Master nodes in which the 100 PPS generated by the local clock ( 159 A) starts both the local phase and frequency counters ( 142 , 143 ).
  • the master 100 PPS signal is encoded and transmitted across the communication channels.
  • the received encoded 100 PPS stops the remote phase and frequency counters ( 142 , 143 ).
  • C1-C2 is the difference of the phase counter readings of station I and station 2 , which are exchanged in order to compute the clock difference.
  • d1U, d2U is the Transmit link delay of station 1 and station 2
  • d1D, d2D is the Received link delay of station 1 and station 2 .
  • d12, d21 is the path reciprocity terms from 1 to 2 . Under the assumption of path reciprocity, this term, d12-d21, should cancel out. This assumption is likely to hold better than 2ns for multiplexing transmission at IEEE-802.3 protocols.
  • (d12-d21) is the difference of the Category 5 UTP infrastructure or wireline transceiver delays in both signal directions.
  • d1Tx-d1Rx is the differential delay of the transmit part and receive part (station delays) of station 1 and 2 .
  • the knowledge of these station delay differences determines the accuracy of the phase comparison.
  • the Frequency measurement follows. It consists of simultaneous Frequency interval measurements ( 14 ) at the master and slave nodes for an extended period of time. This enables clear definition of the slope of the curve of the counter readings relative to the measurement phase interval.
  • Mode 11 Extra Idle and Stay Off Communication Channels and Maintain System Phase.
  • the Com2000TM communication channels are externally locked to the system reference signal source ( 123 ).
  • the system nodes continuously transmit and receive IDLE symbols to maintain system phase and frequency synchronization within a fixed tolerance.
  • the system returns to normal transmit and receive mode upon receipt of a valid data symbol.
  • the Com2000TM Clock Transfer system provides network system precision not currently available for Ethernet communications by providing complete system frequency and phase synchronization. The synchronized nodes may then transmit enhanced communications signals, using the code signaling system described below, that provide Multi-Gigabit data rates.
  • the Clock transfer system also provides the baseline for the Com2000TM Channel Equalization, Calibration, Measurement and System Synchronization technologies that are required for high speed data transfers.
  • Each of these Com2000TM technologies requires the precision control of the frequency and phase of both the internal and external frequency and phase parameters.
  • the phase and frequency control capabilities generated by the Clock Transfer system also enables generation of the PN sequence that enables greater network security . Further details of the Com2000TM systems that rely on the clock transfer system are provided below.
  • This section describes the Com2000TM GPHY4 Channel Capacity Measurement and Calibration system that are part of the Com2000TM high-speed data communication transceiver for Category 5 cable infrastructures.
  • the GPHY4 is a universal 10/100/1000/2000Base-T Physical Layer manifestation that delivers a robust high performance Multi-Gigabit data measurement and calibration system...
  • the GPHY4 Ethernet system delivers Multi-Gigabit data communication over standard 8-wire (2 Gbps over 8 wires) Unshielded Twisted Pair (UTP) CAT 5 cable as 100base-T through the insertion of the Com2000TM technology.
  • the Com2000TM GPHY4's technologies provide multiple solutions over and above the 1000Base-T (802.3ab) Ethernet standard. There are some CAT5 Gigabit problems and challenges that the 802.3ab standard body has not yet resolved but are currently addressed and solved by the GPHY4 Com2000TM Technology.
  • Unshielded Twisted Pair (UTP) wire is susceptible to noise generation from multiple sources, including fluorescent light ballasts and other common electrical devices.
  • UTP Unshielded Twisted Pair
  • a length of twisted-pair wire acts as an antenna, gathering noise from readily available emitters.
  • the longer the wire length the greater the noise it gathers.
  • the received noise will obliterate the signal, which greatly attenuates or decreases the signal in strength as it propagates along the length of the wire. This noise affects the error rate of data transmitted on the network.
  • the bandwidth of twisted-pair cable is considerably less then coaxial or fiber optic cable, since normally only one signal is transmitted on the cable at a time.
  • This signaling technique is known as baseband signaling and can be compared to the broadband signaling capability of coaxial and fiber optic cable.
  • Other constraints of unshielded twisted pair wire are the rate at which data can flow. Although data rates up to 2Gigabit per second can be achieved, normally local area networks employing UTP wire operate at a significantly lower data rate (1/10/100 Mbps).
  • a UTP wiring system normally covers a limited distance and is measured in terms of several hundred to a few thousand feet. Extending transmission distances over twisted pair wire requires data generators or repeaters. For 10Base-T and 100Base-T, standards dictate an operating rate at a distance up to 100 meters over UTP without the use of repeater.
  • the Com2000TM 10/100/1000/2000Base-T Ethernet application CAT5 UTP cable requires 2 pairs of twisted wire. One pair is used for transmitting while the other pair is used for receiving. Each pair of wires is twisted together, and each twist is 90 degrees relative to the other wire in the pair. Any EMI and RFI is therefore received 90 degrees out of phase; this theoretically cancels out the EMI and RFI noise while leaving a clean network signal. In reality, although the twisted nature of the cable reduces some of the noise, the wire between twists acts as an antenna and does receive noise. This noise reception results in the 100-meter cable limit and contributes to the degradation of the transmitted signal.
  • the RJ45 jack is utilized for Ethernet UTP applications and is an eight-pin connector.
  • the transceivers of the Com2000TM 10/100/1000/2000Base-T network interface send and receive the data utilizing differential drivers and receivers.
  • the receiver measures the voltage difference between the conductors of Transmit Data+and Transmit Data ⁇ inputs. It is important that both twisted pair cables travel the same path and not include large cable loops within the cable path since large cable loops are susceptible to magnetic pickup, generating additional noise as well as increasing the cable propagation delay.
  • the Com2000TM Channel Capacity Measurement and Calibration Technology compensates for the specific cable parameters that induce additional noise or cause signal degradation and attenuation. These technologies enable the operation of Gigabit and Multi-Gigabit data transmission across the CAT 5 cable medium.
  • the objective of the Com2000TM Channel Capacity Measurement and Calibration design and implementation is to provide a method of measuring the capacity of the current Ethernet (802.3) communication channel to enable scaleable 100Mbps to 2000Mbs data rates within the allowable bandwidth of the current CAT5 infrastructure.
  • the Com2000TM Channel Capacity Measurement and Calibration technology measures and compensates for many critical parameters: Clock Skew and Jitter; Propagation Delay; Specific signal characteristics; Power Sum Near-End Cross Talk; Power Sum-attenuation-to-cross-talk ratio; Return Losses; Manufactured Delay Skew; and Power Sum Far end cross-talk.
  • the GPHY4 's Physical Layer Device provides channel distortion correction and calibration by using precision phase and frequency calibration controls that suppress self generated phase noise sources of ECHO & NEXT and compensate for cable signal degradation and attenuation.
  • the GPHY4 's Channel Capacity Measurement and Calibration system resides in the Physical Layer Device .
  • the GPHY4 's Physical Layer Device provides propagation delay measurements for each pair in the 4 pair cables and provides propagation delay compensation on the transmitter side for all 4 pairs to ensure consistent Com2000TM 10/100/1000/2000Base-T operations.
  • the compensation skew value is based on the measured maximum skew value from 4 pairs of signal wire to enable output data streams to be synchronized which then provides successful data recombination at the receiving end.
  • the GPHY4's Physical Layer Device provides the propagation delay measurement results to the higher level MAC for optimum determination of the network collision limit. This guarantees efficient and reliable operation of the Gigabit network if the network is configured in violation of the propagation delay limit.
  • the GPHY4's Physical Layer Device also provides the channel capacity measurements and the scalable data transfer rate establishment during the channel calibration phase during the power up sequence. This will be used to verify that the new 1000Base-T return loss and FEXT specifications are met. If the specifications are not met, the negotiated scalable bandwidth capabilities can be used (provided there is GPHY4's Physical Layer Device at both ends for bandwidth scalability) to deliver a maximum data rate for the network ⁇ from 100Mbps to 2000Mbps ⁇ in 100Mbps increments.
  • the re-test of CAT5 networking cables is already designed into the GPHY4 physical layer device so re-testing of the cables by external test devices are not required. The determination of the cable capacity and re-test capabilities are based upon the measurements and calibrations mentioned in the previous paragraph and described in further detail below. A discussion of the unique aspects of jitter measurement and management concludes this section.
  • the Com2000TM Synchronous Signal Power Distortion and Measurements enable the 1000/2000BaseT to model and compensate the accurate estimation attenuation characteristics of the CAT5 . This is done so that the FEXT and NEXT signal equalization can be done optimally to recover and get back the 6dB of signal's degradations and also get back an additional 2dB for noise margin improvement over the 1000BaseT.
  • the primary goal of the P802.3ab standards group is to produce an Ethernet standard that would guarantee operation of a 1000Base-T network over existing and new category 5 installations at a BER of 10-10.
  • the 802.3ab standard does not provide guaranteed gigabit transmission across the CAT5 cable medium. This guarantee can be realized with the Com2000TM Channel Capacity Measurement and Calibration system which can measure the full bandwidth utilization capability of the CAT5 channel. Through these measurements and calibration techniques, the Com2000TM GPHY4 can transmit data up to 2Gbps due to the noise suppression capability of the included technology.
  • the Com2000TM Channel Capacity Measurement and Calibration technology delivers the re-test of existing CAT5 installations in real-time at the PHY level for channel capacity determination and negotiates the maximum allowable throughput of each channels.
  • the data rates are scaled in multiple of 100Mbps and have the range of ⁇ 100 Mbps, 2000Mbps ⁇ . This includes compensation for the propagation delays inherent in the 4-wire pair implementation of the 1000Base-T Ethernet application.
  • the propagation delay for transmission cable path refers to the time required for a transmitted data bit to travel from one node to another (typically from the hub in the wiring closet to the NIC in the user location).
  • the 100Base-T and 100VG-AnyLAN specifications define limits for this parameter, the limit for I OOBase-T is more critical because the 100Base-T limit is derived from the concept of a maximum network delay budget within which the two most widely spaced stations in a repeated network domain can reliably detect data collisions.
  • the total delay budget is determined by timers that are inherent in the IEEE 802.3 defined medium access layer (MAC) protocol. A similar delay budget is required for implementation of the Com2000TM 10/100/1000/2000Base-T Ethernet MAC protocol.
  • MAC medium access layer
  • the overall delay budget limit is important because it guarantees efficient and reliable operation of the network segment. If a network is configured in violation of this limit, there will be late collisions, necessitating retransmissions, ultimately limiting the effective bandwidth of the network segment.
  • the 100Base-T specification allocates a portion of the overall delay budget to each of the elements used in building compliant networks. A portion of the delay budget is allocated to cable propagation delays, a portion to repeater delays, etc. Under this framework, the 100Base-T specification places limits on the propagation delay of horizontal cabling runs. (See FIG. 9 b ).
  • the portion of the overall delay budget allocated to cable propagation delays was chosen to encompass a reasonable worst case estimate of the performance of a hypothetical 100 meter cable run.
  • the actual delay of a 100 meter cable run can vary substantially, since propagation velocities, or the rate at which signals travel along these cables vary among manufacturers and among cable grades. This variance is caused by variations in cable construction methods (i.e. twist construction) and insulation materials. In the field, there is the additional complication in that sometimes it may be necessary to install cable runs that are slightly longer than the 100-meter limit due to site requirements.
  • This Propagation Delay Skew parameter also referred to as Pair Skew, describes the difference in propagation delay between the fastest and the slowest pairs in a four pair UTP transmission cable run.
  • Propagation delay skew is an important parameter if a cabling run is intended to support networks that transmit simultaneously over multiple cable pairs and require data recombination upon reaching their destination (e.g. Gigabit and Multi-Gigabit Ethernet Propagation delay skew arises from the fact that for many four pair cables, each pair is intentionally constructed with a different twist length in order to minimize the crosstalk coupling between pairs. Propagation delay for any pair is in part a function of twist length, so delays vary between pairs.
  • the Com2000TM PHY supports direct field measurement and determination of the propagation delays for each pair in four pair cables via utilizing the synchronization nature of the sending and receiving node for cable pair test.
  • the maximum delay skew is automatically calculated and compensated for within the Com2000TM GPHY4 during data transmission. (See FIG. 9 c ).
  • the Com2000TM'M PHY then applies the delay skew requirements listed in (FIG. 29) when determining an overall pass/fail result for the 1000/2000BaseT and Multi-Gigabit applications.
  • the Com2000TM GPHY4 provides a simple and comprehensive means of verifying that pair delay skew limits are maintained.
  • Thc Com2000TM GPHY4 reports the propagation skew measurement and pass the results to the Com2000TM MAC to determine application-specific network pass/fail criteria.
  • the cable performance data is compared against both the generic cable specification requirements (i.e. Category 5 or Class D) and also against the specific requirements of up to 25 network application specifications stored within the chip-set (i.e. 100BaseT4, ATM155 etc.).
  • the Com2000TM GPHY4 automatically transitions to “Scaleable Network” mode. (This option is only valid when Com2000TM GPHY4 are at both ends of the network). This option allows the system to determine the maximum data bandwidth available (in multiple of 100Mbps) that corresponds to the measured existing cable capacity.
  • the system also provides a precise method of measuring the power of the received signal.
  • the power penalties above 3 dB result from the uncertainty of the measured eye center power and increase significantly due to the increased timing jitter of the signal.
  • One goal for the Com2000 10/100/1000/2000Base-T system is to ensure that every clock signal in each system arrives within the predicted phase interval.
  • the system manages all the parameters that can contribute to unequal or inconsistent arrival phases of the clock at the load. This necessitates measurement of the distributed path delay and the management of those mechanisms that tend to alter the delay along the distributed path.
  • the worst case tolerance is generally computed from the earliest and latest arrivals of the data stream therefore balancing the mean cable delay moderates the impact of any statistical delay variation.
  • the tolerance can be defined as the sum of Intrinsic Skew, Extrinsic Skew and Jitter.
  • the Com2000TM Channel Calibration ( 330 ) logic removes the Intrinsic and Extrinsic Skews.
  • the Intrinsic Skew is the delay variation in the clock buffer and is usuallv specified separately for part-to-part and pin-to-pin skew.
  • the Extrinsic Skew is the phase distortion variation that is attributable to effects in the system interconnections.
  • the relationship between the receiver noise distribution threshold and edge-placement (jitter) phase distribution threshold defines the window of the signal-tracking threshold. This window is directly correlated to the extrinsic skew phase distortion.
  • the extrinsic skew is the sum of the Phase Variation, Distortion-Delay Variation and Manufacturing Tolerance.
  • the Phase Variation delay is the variation in the phase of travel of an undistorted signal. This delay is due primarily to the variation in line lengths, and does not include additional delay variation attributable to edge degradation. This effect is addressed by equalizing all clock net lengths (cable) to that of the longest clock net length.
  • the Com2000TM Measurement and Calibration Logic measures the cable length delays with the Measurement circuitry of the system
  • the Distortion-Delay Variation is the signal propagation attenuation of the high-end spectral content of the signal.
  • One prominent cause of this is the capacitance of the clock load. This results in a slower or degraded edge, and ultimately induces additional delay in reaching the threshold voltage. Any variation in edge degradation results in a variation in delay.
  • the Com2000TM Calibration Logic compensates for the power distortion of the propagation cable length delay, which is estimated by the Measurement circuitry of the system
  • Delta T (ps) (Length of Line in inches) * (Propagation Rate of loaded transmission line in ps/inch) * Delta Transmission Line Factor.
  • the Com2000TM Measurement Logic estimates the best case of the power distortion of the propagation cable length delays, measures the actual received power, and determines the cable load differential which is currently estimated by the Measurement circuitry of the GPHY4 chip
  • the Delta of Transmission Line Factor and the Delta T which is the Extrinsic Skew phase variation, can be determined .
  • the CAT5 cable manufacturer's Intrinsic Capacitance Specs (pF per inch), typical Distributed Capacitance load of the RJ45, and the 125Mbps transmission speed in ps/inch (this is determined at start-up utilizing a slow-rate manchester-encoded signal scheme for measurement)can be used to determine the CAT5 transmission medium phase distortion.
  • the Com2000TM Precision sampling system can be used to calculate the exact line characteristics of the transmission cable distance.
  • the Com2000TM Calibration Logic (in combination with the Measurement circuitry of the chip) also takes into account the power related distortions and other phase related variations.
  • the Com2000TM Measurement and Calibration system operating with the CAT5 cable, measures, monitors and controls six parameters, which are benchmarked and optimized for tailoring to gigabit high speed data transmission:
  • PS-ACR Power Sum-attenuation-to-cross-talk ratio
  • Return Losses This term measures in dB how well the cabling deals with signal reflections (which interfere with data transmissions). Higher numbers indicate that only a small amount of signal is reflected, which is what the design wants. Return loss for the CAT5 cable channel is 10dB.
  • Propagation delay (Delta T). This term was described previously and is used to indicate how long it takes a signal to travel 100 meters. It is 538 ns for CAT5 cable as defined per the specification.
  • MDS Manufactured Delay Skew
  • MDS manufacture related skew. It is the difference between the propagation delay on the fastest and slowest cable pair. This skew is inherent in the way cable is manufactured. Each cable pair exhibits a different twist ratio (to cancel out crosstalk), which means that each cable is a different length (depending on the number of twists).
  • the standard for CAT5 is 40 ns as the highest acceptable delay skew contributed by manufacturing flaws.
  • PS-Elfext Power Sum Far End Cross-Talk
  • This section describes the management and measurement of jitter in Gigabit applications across Category 5 UTP infrastructure cable using Com2000TM GPHY4 transmitter and receiver circuits. It discusses design techniques for jitter minimization, describes the equipment needed for jitter measurement and provides connections and setup descriptions and a discussion of the characteristics and implementation details.
  • Jitter is defined as short-term phase variations of the significant instants of a digital waveform from an ideal clock running at the same average rate as the signal. “Significant Instant” refers to any clearly defined point, such as zero crossing.
  • Short-term phase variations means phase oscillations of at least 10 Hz. Lower frequency phase noise is generally referred to as Wander. Jitter can be measured in peak-to-peak unit intervals (UI). One Ul is equal to the period of the ideal clock, or one-baud interval, at the data rate of 1 Gigabit.
  • the present invention includes the ability to support SONET-like synchronous communication protocols.
  • the SONET standard allows the asynchronous payloads to float inside the synchronous frame to accommodate the varying clock rates. These pointer movements occur in byte-wide steps at irregular intervals and can cause large jitter to be introduced in the payload. Additional jitter is introduced by mismatched oscillator signals in the signal regenerators of self-phased systems.
  • Jitter Generation is defined as the amount of jitter at the output of the SONET equipment. It can not exceed 0.01 UI rms (per SONET specification).
  • the Jitter Transfer function is defined as the ratio of jitter at the output signal to the jitter applied on the input signal versus frequency. The SONET jitter transfer requirements are very stringent.
  • the general pulse shaping characteristics include rise phase, fall phase, pulse overshoot, pulse undershoot, and ringing. These general parameters define the mask of the transmitter eye diagram.
  • the BER or Bit Error Rate requirement is guaranteed by defining the transmitter eye diagram, the CAT5 cable plant, and the minimum and maximum received power levels.
  • the specified values for the transmitter eye take into account power penalties caused by the use of transmitter spectral, extinction ratio and pulse shaping characteristics.
  • the requirement includes a specification for frequency because there is a requirement for repeaters, as in the SONET standard.
  • the Com2000TM GPHY4 a gigabit-per-second serial link is made up of several components. These include the reference clocks, electrical transmitter, CAT5 transmitter, CAT5 receiver, and electrical receiver. Each Com2000TM GPHY4 system component has its associated jitter specification, management and measurement jitter budget requirements. The jitter budget allocates a certain amount to each component.
  • the jitter budget is defined as “slices” of a data bit for a system running at 2 gigabit-per-second.
  • the ideal symbol width for the gigabit bandwidth bus is 4 ns as in the case of'the CAT5 channel.
  • the ideal symbol width defined for 802.3ab 1000Base-T is 8 ns at the 125 MHz bandwidth at a minimum phase jitter as required by the Partial Response PAM signal modulation.
  • the jitter slices are defined as follows:
  • Duty Cycle Distortion jitter is caused by propagation delay differences in the transmitter between high-to-low and low-to-high transitions.
  • Duty Cycle Distortion shows up as a pulse width distortion of the nominal baud phase and is measured in the Com2000TM GPHY4 Measurement Circuitry.
  • CAT5 Transmitter Data Dependent Jitter is caused by the limited bandwidth characteristic, non-ideal individual pulse responses and imperfections in the CAT5 channel components in the related transmitted symbol sequences. Selecting the appropriate driver for the output pulses at the estimated load and power requirements controls this jitter.
  • CAT5 Receiver Data Dependent Jitter is caused by the limited bandwidth of the receiver. Properly selecting a low noise distortion amplifies at the receiver controls this jitter.
  • Static Position Error or Jitter is caused by the error associated with the signal sampling accuracy (or, how close the timing pulse is to the optimum sampling point or the center of the eye).
  • the Com2000TM GPHY4 has a revolutionary approach that uses a combination of technologies such as Channel Calibration and Precision Sampling and Measurements circuits for controlling this eye sampling window to within an unsurpassed tolerance of the center.
  • CAT5 Dispersion Jitter also called Relative Power Fluctuation
  • the Com2000TM GPHY4 Channel Calibration and Measurement Circuits measure and compensate for the power fluctuations using the unique Com2000TM Blind Equalization technique during initialization of the channel.
  • Margin Jitter (30% of eye opening) is the resulting eye opening from which the clock recovery device must extract the clocking information.
  • the Com2000TM GPHY4 has a revolutionary approach using a combination of technologies such as Channel Calibration and Precision Sampling and Measurements circuits for opening the transmit eye up to 90-95% of the theoretical limitations through the removal of signal and cable induced distortion.
  • Random Jitter (40%) is caused by Gaussian noise sources.
  • the peak-to-peak value of the random jitter noise is of a probabilistic nature and any specific value requires an associated probability.
  • Com2000TM GPHY4 jitter budget for the 2 twisted pair CAT5 Gigabit Ethernet environment is given below:
  • This section of the patent describes the Com2000TM jitter management and measurement capability of the Com2000TM operating at Gigabit speed with Category 5 UTP infrastnicturc cable for 8-wire twisted pair serial links using the Com2000TM transmitter and receiver circuits.
  • the Com2000TM Measurement Technology is used to measure many parameters that contribute to the propagation delays of Category 5 UTP infrastructure.
  • the Com2000TM Measurement circuitry is used to measure phase interval, frequency, period, pulse width, phase, rise and fall time and also does event counting.
  • the Com2000TM Measurement circuitry measures the phase interval between two independent signals A and B. This measurement is used to determine the electrical length of the CAT5 cable.
  • the CAT5 cable can be configured as end to end or single ended with the remote end shorted to ground or left open. Using the Measurement circuitry's stable 125 MHz reference signal as stimulus, the propagation delay from one end of the CAT5 cable to the other, or between the incident and reflected rising edge of the pulse and the relative phase offset can be measured. Knowing that electricity travels at approximately 1 ft per 1.7933 ns, or 136.65 ps/inch, the CAT5 cable length is easily calculated.
  • phase distortion from the GPHY4 's input to the output is also measured with the Com2000TM Measurement ( 343 ) circuitry.
  • Transmission Jitter of the signal is defined as short-term phase variations or phase distortion of the significant instants of a digital waveform from an ideal clock running at the same average rate as the signal.
  • “Significant Instant” refers to any clearly defined point, such as zero crossing.
  • Data communications and telecommunications use different modulation schemes to minimize the amount of data transfers and maximize the signal to noise ratio.
  • the Com2000TM GPHY4 uses a 3-11 modulation scheme during power up and initialization phase. This scheme produces data patterns with different pulse widths.
  • the Com2000TM Measurement Circuitry measures the pulse width of any signal and their variations within a specified phase interval between any two independent signals A and B. This is used to measure the electrical pulse length characteristics of the CAT5 cable.
  • the Com2000TM Measurement system measures the transition time.
  • the Com2000TM Measurement system allows a squelch circuit to be triggered with the start and stop voltage thresholds to obtain maximum flexibility in rise and fall time measurements so that any part of a transition may be measured and analyzed.
  • the Com2000TM Measurement system measures a self-generated reference and compares this to the input signal for determining the quality of the input frequency.
  • the Com2000TM Measurement analyzes the source over a set gate phase (Delta T) and then, for that interval, determines the maximum and minimum frequencies and the associated jitter, revealing the quality of the source. Frequency is measured as N/DeltaT and the period is measured as Delta_TIN, where N is the number of cycles and Delta_T is the elapsed phase to complete N cycles.
  • the Com2000TM Measurement circuitry measures the difference in phase between the input and output and a self-generated reference phase. This allows for fine tuning the local clock signals and tuning the local oscillator to ensure continuous system synchronization across the network.
  • the Com2000TM Measurement circuitry also has the capability to operate as a pulse counter that counts either transmit or receiving electrical pulses at a rate of up to 500 MHz.
  • the resolution of the measurement, or single shot resolution is typically 5 ops RMS. This number can be improved by averaging over many measurements, or in the case of frequency and period measurements, increasing the time gate.
  • the absolute error (the difference between the measured value and actual value) is typically less than ins for a time interval measurement of less than Ims. This error is of interest in determining how far a value is from the actual value. Often only the relative accuracy (the difference between two measurements) is important.
  • the differential non-linearity is a measurement of the relative accuracy of a measurement and is specified as the maximum phase error for any given relative measurement.
  • the Com2000TM Measurement ( 343 ) circuitry differential non-linearity is typically +/ ⁇ 50 ps.
  • the Com2000TM Measurement circuitry measures the short-term stability of an oscillator frequency.
  • the short-term stability is a measure of the changes in the output of frequency of the oscillator on a short time scale (seconds or less). These changes in the frequency are usually random and are due to the internal oscillator noise. These random changes in frequency affect the resolution of the measurement just as other internal noise.
  • the short-term stability of the Com2000TM is Isec in 50 parts per billion. The measurement resolution for an interval 1 second gate or time interval, will be dominated by the short term stability.
  • the Com2000TM Measurement circuitry measures the long-term stability of an oscillator.
  • the long-term stability is a measure of the changes in the output of frequency of the Com2000TM oscillator on a long time scale (days, months or years). These changes in the frequency are usually due to the internal oscillator's aging rate or physical change of the crystal and temperature response. This drift change in frequency affects the resolution of the frequency measurement of a long phase interval just as other internal noise does.
  • the long-term stability of the Com2000TM in a day (aging rate for one day) is one part per million. The measurement resolution for a 1 day interval gate or time interval will be dominated by the long-term stability.
  • the long-term stability of the oscillator does not pose an issue for the Com2000TM system. This is because the Com2000TM provides a common distributed clock reference source throughout the network system. This source is monitored and corrected during the Com2000TM network system operation. Therefore each of the network nodes is referenced to the same clock source which minimizes the relative long-term stability affect.
  • Measurements include analyzing the Com2000TM code phase modulator and demodulator, characterizing the transmitted signal quality, locating causes of high Bit Error Rate (BER) and monitoring and maintaining link noise budgets.
  • the four parameters measured by the Com2000TM Measurement system are power, frequency, time and code modulation accuracy.
  • the Com2000TM Measurement system measures the power which includes carrier power and associated measurements of gain of the drivers and insertion loss of filters and attenuators.
  • the signals used in the Com2000TM digital modulation are noise-like (multi-level and varying frequency).
  • the Com2000TM Measurement system measures the Band-power (power integrated over a certain band of frequencies) or power spectral density (PSD). PSD measurements are normalized power to a certain bandwidth, usually 1 Hz. Simple frequency counter measurement techniques are often not accurate or sufficient enough to measure center frequency.
  • PSD measurements are normalized power to a certain bandwidth, usually 1 Hz. Simple frequency counter measurement techniques are often not accurate or sufficient enough to measure center frequency.
  • the Com2000TM Measurement system measures the average accumulation of the PSD across a known bandwidth such that the roll-off and center points for a particular bandwidth are determined.
  • the Com2000TM Measurement system also measures duty cycle distortion that is made most often in pulse or burst mode. Measurements include pulse repetition interval or PRI, on time, off time, duty cycle, and time between bit errors. Turn-on and turn-off times are also involved with the power measurements.
  • the Com2000TM Measurement system measures Modulation accuracy that involves measuring how close either the constellation states or the signal trajectory is relative to a reference or ideal signal trajectory.
  • the Com2000TM received signal is demodulated and compared with a Com2000TM reference signal source.
  • the received signal phase is subtracted from the reference signal phase and the result is the difference or residual.
  • Modulation accuracy is a residual measurement.
  • the difference between the Com2000TM received signal modulation vector and the ideal reference signal vector is the modulation error. It can be expressed in a variety of ways including Error Vector Magnitude (EVM), Magnitude Error, Phase error or emulated I and Q errors, where Q is the quadrature component. But for Com2000TM baseband signalling SPAM-5 (emulation of baseband CAP signal), it is the phase rotational vector.
  • EVM Error Vector Magnitude
  • SPAM-5 emulation of baseband CAP signal
  • the Com2000TM Residual measurements of the Measurement system are very powerful tools for troubleshooting and calibrating communications across CAT5 channels. Once the reference signal has been subtracted, it is easier to see small errors that may have been swamped or obscured by the modulation itself.
  • EVM Error Vector Magnitude
  • the Com2000TM digital bits are transferred on a Synchronous Partial Response PAM (SPAM-5) digital coded pulse carrier by varying the carrier's magnitude and phase transitions.
  • PAM Synchronous Partial Response PAM
  • the carrier occupies any one of several unique locations in the I versus Q plane. Each location encodes a specific data symbol, which consists of 4 data bits.
  • a constellation diagram shows the valid locations (i.e., the magnitude and phase relative to the carrier) for all permitted symbols of which there must be 2 exp N, given N bits transmitted per symbol.
  • the Com2000 ⁇ Measurement system can measure the received signal's magnitude and phase. These values define the actual or measured phasor. The difference between the measured and the predefined reference phasors form the basis for the EVM measurements of the Com2000TM Measurement circuitry.
  • the Com2000TM EVM is defined by the average voltage level of all the symbols (a value close to the average signal level) or by the voltage of the outermost (highest voltage) four symbols.
  • the Com2000TM Measurement system measurements of error vector magnitude and related quantities can, when properly applied, provide great insight into the quality of the Synchomous Partial Response PAM digitally modulated signal.
  • the Com2000TM Measurement system can also pinpoint the causes of any problems related to power and phase by identifying exactly the type of degradation present in a signal and even lead to the identification of the sources.
  • the Com2000TM Quadrature error when the Q-axis height does not equal the I-axis width, is caused when the phase relationship between the I and Q vectors are not exactly 90 degrees.
  • errors may be correlated to specific points on the input waveform, such as peaks or zero crossings.
  • the Com2000TM Measurement EVM is a scalar (magnitude-only) value. Error peaks occurring with signal peaks indicate compression or clipping. Error peaks that correlate the signal minimum suggest zero-crossing non-linearities.
  • the frequency and phase counter capabilities provide another method of measurement for the Com2000TM Measurement system for determining the CAT5 transmission medium frequency and phase distortions.
  • the Com2000TM frequency counter function of the Com2000TM Measurcment system is a versatile device. Most simply, it is used to directly measure the frequency of a signal applied to its input port, which is derived from the recovery clock of the received signal carrier of the phase lock loop. The accuracy of the measurement is directly related to the internal resolution of the counter (50ps) and the stability of the internal frequency source.
  • the performance of the Com2000TM Measurement system frequency counter is significantly improved in both accuracy and stability by using the external precision reference node's frequency source as an external phase base for the counter.
  • the Com2000TM frequency counter function of the Com2000TM Measurement system are still limited by their internal design resolutions on the order of 50 part per billion. But most high precision frequency sources can still be adequately evaluated by direct measurement with a Com2000TM frequency counter.
  • Another method of frequency and phase measurement of the Com2000TM Measurement system is the comparison of two signals that are essentially identical. This involves comparing the change in phase between the two sources. Both signals are applied to a digital linear phase comparator and the result is accumulated as a function of time. The data variation in time is similar to “Direct Phase Interval” variations as a function of the time, but is generally continuous. The slope of the comparator results in time indicates the difference in frequency of the unknown signal versus the frequency reference This capability of the Com2000TM Measurement system is then used to determine the frequency drift of the communication channel assuming the sending and receiving frequencies are synchronized and have the same heartbeat.
  • the “Phase-Difference” technique of the Com2000TM Measurement system is a method for comparing two signals that are essentially identical in frequency.
  • the Start signal for the Com2000TM phase counter feature is derived from the internal reference frequency source.
  • the Stop signal for the Com2000TM phase counter is derived from the external unknown frequency signal source (recovered from received signal clock by the 100/1000 Clock Recovery Circuitry.
  • the Com2000TM Measurement system measured phase interval between the start and stop signals can be plotted as a function of elapsed time.
  • the maximum phase interval that can accumulate is the “period” of the highest frequency applied to either the “Start” or “Stop” inputs of the counter.
  • the existing category 5 systems intended to support 1000/2000 Base-T traffic will be re-tested by the Com2000TM Physical Layer Chip during the power up sequence. This is done in order to verify that the physical layer specifications covered by the TIA-568 and ISO11801 standards meet the requirements of 1000 Base-T and whether to deliver the scalable throughputs available from the Com2000TM Channel Capacity Measurement and Calibration technology.
  • This technology greatly enhances the capability of high-speed data transmission across installed or new CAT5 cable. This is due to the measurement and calibration technologies within the Com2000TM GPHY4 .
  • the implementation of these technologies to compensate for existing and generated noise and attenuation sources enables data rates up 2 Gbps across CAT5 cabling. This will greatly increase the life cycle of the installed Ethernet network infrastructure and allow users to upgrade their system networks to gigabit speeds without the added burden of upgrading their infrastructure.
  • the GPHY4 is a universal 10/100/1000/2000Base-T Physical Layer manifestation that provides a Gigabit data delivery system
  • wireline communication means such as cable modem, ATM, and xDSL modem standards
  • satellite such as Wideband CDMA, and GSM.
  • the Com2000TM m Gigabit Channel Equalization Technology applies to all data communication media interfaces, such as Gigabit Ethernet, and operates to improve the overall SNR allowing sending and receiving of new line coded digital data signals at higher speeds (Multi-Gigabits per second) over 4 pairs CAT5 cable. This can be thought of as having a technology that emulates the current CAT5 cable to a higher grade cabling available such as CAT 6 .
  • the Com 2 OOO Channel Equalization system enables the GPHY4 Ethernet system to deliver Multi-Gigabit data communication over the same standard 8-wire (2 Gbps oyer 8 wires) Unshielded Twisted Pair (UTP) CAT5 cable as 100Base-T .
  • the GPHY4 Channel Equalization system is implemented at the media Physical Interface to deliver significant signal to noise ratio (SNR) improvements that enable a new bandwidth efficient coding scheme to support Multi-Gigabit signaling over the existing CAT5 cabling infrastructure.
  • SNR signal to noise ratio
  • the Com2000TM Channel Equalization system also ensures the consistent operation of multi-gigabit per second data transfer over existing CAT5 ,8-wire cabling. This is done through the use of uniquely Adaptive Filters and Algorithms that contribute to the modeling of the estimated signal and channel responses to achieve an optimized signal recovery capability.
  • Gigabit and Multi-Gigabit transmission of digital data over the CAT5 communication channel requires adaptive equalization to reduce coding errors caused by channel distortion.
  • the channel distortions are mostly due to the non-flat magnitude response (amplitude distortion) and nonlinear phase response (time dispersion) of the CAT5 wirelines.
  • time dispersion distortion affect is perhaps the most important as time dispersion distortion causes the smearing and elongation of the duration of each symbol.
  • time dispersion results in an overlap of successive symbols, an effect known as inter-symbol interference (ISI).
  • ISI inter-symbol interference
  • the Equalization system in concert with a Synchronous Communication Environment alleviates the relative phase dispersion of the interfered and interfering signals that greatly reduces ISI. This is a critical factor affecting the CAT5 receiver performance.
  • This autocorrelation is done to ensure the minimum error signal, e(m), for filter's recursive coefficient calculations is adaptively to the communication channel response.
  • These sounding sequences or node ID are selected in such a way so that the security, synchronization and filter adaptations can be benefits from them.
  • the correlation is done and the error derived from the appropriately synchronized received and locally stored PN sequence (Sounding) patterns that are used to update the filter's coefficients recursively and dynamically in order to reflect the CAT5 time-variant channel distortions.
  • the signal modulation of new asynchronous line code signal SPAM-5 requires a certain budget of SNR to achieve a particular probability of symbol error, or BER, over a CAT5 medium.
  • the revolutionary design of the Com2000TM Adaptive Filters, which are used in the Com2000TM Equalization Technology provide the improvements for the CAT5 channel distortion with clean signal recovery and increased SNR at the receiver.
  • the Channel Equalization in concert with Com2000TM Channel Measurement and Calibration System provides the channel distortion measurements, suppression of self generated phase noise sources of ECHO & NEXT, and optimization of the ECHO/NEXT/FFE/DFE filter taps and coefficients calculation methods for delivery an SNR margin increase of more than 8dB.
  • the Com2000TM transceiver is shown.
  • the CAT5 cable plant ( 37 , 25 ) has an intrinsic channel capacity of 500 to 2000 Mb/s for transmission that is limited by attenuation and near-end cross-talk (NEXT). This is achieved through well-controlled cable geometry by ensuring tight twisting of the individual cable pairs providing predictable attenuation characteristics and low cross talk. There are several factors that determine how much of this available capacity can readily be used. Cable emissions and externally induced noise usually dominate over NEXT limitations.
  • the Com2000TM Adaptive Equalizer/Filters are used for combating the channel distortion. Adaptive Filters, like equalizers, are used to filter out narrow-band noise and discrete sinusoidal components.
  • Adaptive Equalizer Filters ( 354 ) for the receiver can be considered as a general filter with multiple inputs similar to a Transversal Adaptive filter. The multiple inputs are simply delayed versions of the single primary input signal (i.e., inputs originate from a shift register or tapped delay line).
  • the CAT5 transmission of data often requires that an equalizer be incorporated in the CAT5 receiver to correct for distortions produced by the transmission medium. These distortions range from amplitude variations and signal echo to nonlinear phase delays. The most serious distortion source over the CAT5 data communication channel is often the nonlinear phase delay. Delay distortion results when the propagation time is different for different frequencies in the frequency spectrum of the data pulses. Any channel with delay distortion is called a “Time Dispersive Channel”. The CAT5 channel ( 25 ) distortion is often varies due to environmental changes. Under normal operating conditions, it is assumed the CAT5 channel distortion is time invariant and the nonlinear phase delay distortion causes transmission errors by producing Inter-symbol Interference.
  • the non-complex baseband signal equalizer of the Com2000TM Adaptive Filter ( 354 ) is preceded by a PLL that drives the carrier frequency to zero. This results in the real part of the transmitted signal being received within distinct sections of the equalizer.
  • the Com2000TM equalizer is specifically utilized for the SPAM-5 signaling scheme described below with reference to the code signaling system.
  • the equalizers ( 354 ) and cancellers are initialized in a specific order.
  • the ECHO & NEXT Cancellers determine and initialize the filter's coefficients using the Com2000TM Controlled Blind Equalization method. This process occurs during power up or a cold start in order to begin reduction of the channel noise and ISI impairment.
  • the Sender's and Receiver's Clocks are frequency and phase synchronized through the Com2000TM Clock Phase Transfer method. This method is designed to avoid the transient mismatch between the digital samples of the equalizer and the taps of the filter.
  • the Feed Forward Equalizer (FFE) and Decision Feedback Equalizer (DFE) initialize the filter's coefficients with the Com2000TM Training Equalization method. This occurs during warm starts utilizing a variety of predefined training sequences between the sending and receiving nodes. Once the FFE/DFE Equalizer's coefficients are initially defined, the coefficients can be maintained and updated with the Com2000TM Sounding Equalization method during normal data transfers in order to adapt to the time invariant noise of CAT5 channel communication.
  • FFE Feed Forward Equalizer
  • DFE Decision Feedback Equalizer
  • the Com2000TM Adaptive Filter capitalize on a unique method of using a PN training signal to adapt the equalizer during the initialization which is also providing a method of adaptation of the filter coefficients that are determined based on measurements of the channel. This process is performed on cach of the CAT5 channels.
  • the PN code for the training sequence is also used as the signal signature of the sending node for security system implementation. Further details of the security system are provided below.
  • the sources of noise for a 1000/2000 Base-T system need to be analyzed in order to provide methods of removing the noise and increasing the SNR.
  • the two major sources of noise in 1000/2000Base-T system are produced by non-standard and poorly characterized cabling parameters—return loss and FEXT.
  • SNR margin in general, is a measure of the communication system's immunity to noise. SNR margin is expressed in dB and represents the level of additional noise that the system can tolerate before violating the required Bit Error Rate (BER). For example, an SNR margin of 3 dB means that if the noise level is increased by 3 dB, the system would be subject to excessive errors. The higher the SNR margin, the more robust the system. If network A has an SNR margin of 3 dB and network B has an SNR margin of 10 dB then network B can tolerate 7 dB more noise than network A without violating the required BER. This is what Com2000TM Synchronous Communication Channel and Com2000TM Channel Measurement and Calibration , and Channel Equalization Technologies are invented and designed to do.
  • FIGS. 6 d demonstrates the degradation of the SNR margin that results from increasing the number of signal levels while maintaining the same transmit voltage. This is based on the fact that, as the vertical opening of the eye gets smaller. the system can tolerate less noise before bit errors begin to occur. For example, increasing the number of voltage levels from 2 to 3 cuts the voltage between adjacent levels in half, reducing the vertical eye opening by a factor of 2.
  • the noise voltage required to cause a symbol error on a 3-level signal is half (or 6 dB lower) than the voltage required to cause a symbol error on a binary signal. So a 3-level signal has 6 dB less SNR margin than a binary signal, assuming both signals operate at the same peak to peak voltage.
  • the 10/100/1000/2000BaseT new line coding signaling has a 6dB lower SNR margin than a PAM-5 of 1000BaseT signal.
  • the noise suppression method improves the NEXT and ECHO cancellers by suppressing the relative phase offset of the interfered and interfering signals that effect the receiver filter performance (see FIG. 10 a , 10 b ).
  • the method measures the channel distortions and uses filters to compensate for this distortion. More specifically, this is done by using a transmit pulse shaping filter and by receiving ECHO, NEXT, FFE and DFE filters.
  • the method equalizes the desired signal in such a way that the impulse response from the transmitter to the receiver is as close as a Nyquist pulse, which goes through zero at all multiples of the symbol period except at the origin. It also equalizes the NEXT/ECHO signal (from local transmitters) in such a way that the impulse response from the local transmitter and local receiver goes through zero at all multiples of the symbol period, including the origin.
  • the noise at each of the 4 receivers in a 1000/2000Base-T device includes Near End Crosstalk (NEXT) from 3 adjacent pairs, Far End Crosstalk (FEXT) from 3 adjacent pairs. transmit echo and ambient noise. (see FIG. 10 c )
  • the SNR margin of 1000/2000Base-T can be computed by adding up the noise from all the sources shown in FIG. 3 and taking a ratio of the noise with respect to the attenuated signal.
  • SNR margin is thus computed for a worst case category 5 channel, it can be shown that a conventional transceiver implementation would yield a system with a negative SNR margin. This means that on the wire, the noise power could be so high that the specified Bit Error Rate (BER) of 10 ⁇ 10 would not be achievable without the use of sophisticated signal processing technology of Com2000TM Channel Equalization.
  • BER Bit Error Rate
  • the source of noise known as the echo is a direct function of the channel return loss. Transmit and receive signals are present on each pair simultaneously because 1000/2000Base-T uses dual duplex signaling.
  • a directional coupler circuit known as a hybrid, is used to separate the outbound transmit signal from the inbound receive signal. Echo interference occurs when the outbound transmit signal reflects off the channel due to imperfect return loss and passes back through the hybrid into the receiver. The magnitude of the reflection, or echo, is proportional to the return loss of the channel. See FIG. 4 c.
  • the Com2000TM Signal Equalization system design to provide ECHO/NEXT Noise and ISI Canceling enables the 1000/2000BaseT to recover 6 dB of the signal degradation and also achieve and additional 2dB for Noise margin improvement over the 1000Base-T specification.
  • the amplitude of the receive data signal is a function of channel attenuation.
  • the worst-case category 5 attenuation model is based on the measurements of a channel having the attenuation at the TSB67 [1] channel limit. See FIG. 6 a .
  • the noise affecting the Bit Error Rate (BER) at each of the four receivers is the sum of several noise environment and sources as depicted in FIG. 10 c.
  • Each wire pair is subject to Near End Crosstalk (NEXT) coupling from the three adjacent pairs transmitting simultaneously.
  • the Com2000TM DSP circuitry on each pair is included a NEXT canceller that measures and subtracts out the NEXT noise.
  • the NEXT models shown in FIG. 4 b are based on NEXT measurements of a category 5 channel. To use the worst case measurements, an offset was added to the measured NEXT curves to shift the peak of the NEXT response up to the TSB67 [1] channel limit.
  • the Com2000TM Signal Equalization System capitalize on Synchronous Communication Environment and Com2000TM Channel Measurement and Calibration Technologies described above to suppress NEXT and power Distortions to the minimum level.
  • Equal Level Far End Crosstalk is the signal coupling from the adjacent transmit pairs onto the receiver pair as multiple signals travel from the transmitter to the receiver. ELFEXT is measured in dB with respect to the attenuated transmit signal. “Equal Level” refers to the fact this disturbance typically happens between pairs carrying signals of equal level. Such coupling is significant in the case of twisted pair networks using multiple pairs for transmission simultaneously. In the context of a 10/100/1000/2000 Base-T link, the ELFEXT coupling accumulates as the four equal level signals propagate from the transmitters at the far end of the cable to the receivers at the near end. Far End Crosstalk (FEXT) is the same coupling as ELFEXT but measured with respect to the unattenuated transmit signal. See FIG. 4 b.
  • the “worst case” FEXT models are based on power sum FEXT measurements of a real link shifted up to the anticipated FEXT limit. This method of modeling worst case FEXT is similar to the method used to model worst case NEXT (see above). FEXT is the noise seen by the receiver along with the NEXT noise. FIG. 4 demonstrates the relative levels of the NEXT and FEXT signals at the receiver. While the NEXT coupling can be cancelled by the Com2000TM DSP circuitry, the FEXT coupling cannot be cancelled and has a direct effect on the Bit Error Rate of the system.
  • the Com2000TM Signal Equalization System capitalize on Synchronous Communication Environment and Com2000TM Channel Measurement and Calibration Technologies described above to suppress NEXT and power Distortions to the minimum level.
  • the Com2000 DSP circuitry includes an echo canceler on each pair.
  • the return loss models used in 1000 / 2000 Base-T transceiver embodiment are based on representative link measurements.
  • Ambient noise typically includes background white noise, impulse noise generated by power lines and telephone voltages. Ambient noise can also include interfering wireless signals and alien crosstalk. Due to its random nature, the ambient noise cannot be reliably canceled by the Com2000TM DSP and will contribute to the BER of a 10/100/1000/2000 Base-T system and so directly detracts from the SNR margin of the system.
  • each pair of a 1000/2000 Base-T link experiences four major sources of noise, two that are cancelable by the receiver and two that cannot be reliably canceled.
  • the noise contributed by the cable NEXT and by the transmitter echo can be cancelled by Equalization Technology but does not disappear entirely.
  • the noise contributed by the ambient sources and by FEXT cannot be cancelled and will directly affect the Bit Error Rate (BER) performance of the system.
  • BER Bit Error Rate
  • the new emulated cabling system has an improved system return loss using Com2000TM Signal Equalization System by 3 dB better than normal category 5. So the Next Level system will have a 5 dB margin on NEXT, a 5 dB margin on FEXT and a 3 dB margin on return loss with respect to category 5. Based on the improvements in the NEXT, FEXT and return loss performance, stem from Com2000TM emulated cabling technology, it improves the overall SNR margin of 10/100/1000/2000Base-T system by almost 3 dB.
  • Com2000TM emulation of the Next Level cabling is a Com2000TM Signal Equalization system that does SNR improvements that is equivalent to the best cabling systems available today. It serves as an example to demonstrate that the additional SNR margin achieved by using cabling which is better than category 5 can substantially improve the robustness of 1000/2000Base-T & higher speed applications.
  • the Adaptive Filters of the Signal Equalization are used to decrease the channel response length while simultaneously preserving a good SNR in the resultant controlled inter-symbol interference channel. Note that when using the Com2000TM. Equalizer with PAM-5 on channels that have inter-symbol interference, the equivalent front-end SNR can be replaced with the SNR at the input to the decision element after the Com2000TM Equalizer to compute the achievable data rate of 2Gb/s.
  • our chosen CAT5 target probability of error (10**( ⁇ 10)) requires an SNR total budget of 14.5 dB+6.8dB of margin gain ⁇ 6dB of Coding Gain, or 15.3 dB for PAM-5 .
  • the total SNR for the PAM modulation requires in excess of 18.3 dB.
  • the SNR improvement methods are achieved through the Com2000TM Equalizer of the receiver and the unique Pulse Shaping of the 125 Mbaud symbol rate transmitter on a noisy CAT5 channel.
  • the input differential signal is shaped by a feed forward equalizer (FFE) that compensates for signal dispersion and attenuation induced by the cable.
  • FFE feed forward equalizer
  • DFE decision feedback equalizer
  • the receiving signal jitter has to be controlled. This is done through a Phase Transfer Technique of Synchronous Communication Environment so that the Com2000TM Equalizer phase jitter of the signal, between the sending and receiving node, is bounded within ⁇ fraction (1/64) ⁇ of the baud period (125ps). This level of phase accuracy, enabled by the Com2000TM Master/Slave clock synchronization methods described above, provides additional SNR enhancement for the SPAM-5 signaling.
  • the jitter degrades the performance of the ECHO and NEXT cancellers and FFE/DEF filters because it creates a transient mismatch between the samples of the ECHO or NEXT impulse response and the taps of the canceller.
  • the jitter specification for 10/100/1000/2000Base-T is significantly much tighter than it is for 100Base-T. From the precision phase synchronization between Master and Slave of Synchronous Communication Environment, the SNR improvement of Equalizer will be approximately 6dB.
  • the Adaptive Equalization methods for the multi-level pulse amplitude modulation (5-ary SPAM) signal is described in the following paragraphs.
  • the kth set of N binary digits is mapped into a pulse duration of Ts seconds (8ns) and an amplitude a(k).
  • the modulator output signal which is the communication channel. is given as:
  • the sampled channel output y(m) is passed to the Com2000TM Equalizer with impulse response h_inv(k).
  • a particular form of the CAT5 channel equalizer for the elimination of ISI is the Nyquist's Zero-Forcing filter.
  • the Nyquist's Zero Forcing Filter the impulse response of the combined channel and the Com2000TM Equalizer is defined as (note that at the sampling instances the CAT5 channel distortion is cancelled, and hence no ISI at the sampling instances)
  • a function that satisfies the above condition is the Sinc function:
  • Hc(t) sin ( ⁇ fs(t))/ ⁇ rfs(t) (7)
  • the Nyquist's Zero-Forcing filter is sensitive to deviations in the error estimation of Hc(t) and jitter in the synchronization and sampling process.
  • One benefit for this ideal filter is that at each of the sampling instances the CAT5 channel distortion is cancelled, and hence no ISI is present during the sampling instances.
  • the zero-forcing filter is only possible over the length of the transversal filter's memory.
  • One limitation of this ideal filter is resolved due to the fact that the CAT5 channel transfer function's inverse filter, h_inv(k), constituted by the Com2000TM Equalizer when cascaded with the CAT5 channel h(k), enhances the CAT5 channel noise in those frequency interval Ts where h(k) has a high amplitude attenuation.
  • the form of the Com2000TM Equalizer is considered a combination of LMS (Least Mean Square) based Adaptive Equalizer followed by a non-linear estimator.
  • the filter coefficients are adjusted to minimize the mean square distance between the filter output and the desired training signal ( 102 ).
  • the desired signal which is the channel input, is not available.
  • the Com2000TM Equalizer is comprised of two distinct sections: An adaptive equalizer (FIR Filter) ( 101 ), that removes a large part of the CAT5 channel distortion, followed by a Non-Linear Estimator (Decision Device) ( 103 ) for an improved estimate of the channel input.
  • the output of the channel's non-linear estimator ( 103 ) is the final estimate of the CAT5 channel input, and is used as the desired signal to direct the equalizer adaptation ( 101 ).
  • This Blind Equalization method ensures that the equalizer ( 101 ) removes a large part of the channel distortion.
  • This method uses a cold start up ( 104 ) period during which no training signal is transmitted, and a warm start period during which a training signal sequence is transmitted.
  • H — inv ( m ) H — inv ( m ⁇ 1)+ ⁇ E ( m ) Y ( m ) (8)
  • H_inv(m) is an estimate of the optimal inverse channel filter H_inv
  • the scalar ⁇ is the adaptation step size
  • the error signal E(m) is defined as equation (9) and includes both ISI and noise.
  • ⁇ is defined as the non-linear estimate function of the channel input
  • the Com2000TM utilizes the knowledge of the estimated input signal, X(m) ( 104 ), and the statistical model of the CAT5 channel.
  • the knowledge of the input signal a 5-ary SPAM signal used in the 9-level Decision Device ( 103 ), is used to estimate the channel input signal X(m) ( 104 ).
  • the knowledge of the CAT5 channel is the relative duration relationship between the duration of the CAT5 channel impulse response and the duration of the input signal X(m) ( 104 ), which is measured by a long time averaging of the channel output. (CAT5 channel impulse response duration is usually an order of magnitude smaller than the input signal , X(m), duration)
  • the FIR equalizer ( 103 ) is followed by a 9-level quantiser ( 103 ).
  • the output of the equalizer filter ( 101 ) is passed to a 9-ary decision circuit.
  • the decision device which is essentially a 5-level quantiser ( 103 ), classifies the channel output into one of 9 valid symbols.
  • the output of the decision device is taken as an internally generated desired signal to direct the equalizer adaptation.
  • EVM Error Vector Measurement
  • the EVM method also determines the external ISI coupling and the non-linearity of the signal zero crossings .
  • the corresponding amplitude of each In-Phase component and staggered phase component of the signal or P-Phase component can be defined. If the error peaks at the signal peaks, this is the indication of the presence of external ISI coupling. If the error peaks at the signal minimum, this suggested the signal non-linearily of zero crossings.
  • SNR Signal to Noise Ratio
  • filters in the signal data communication front end There are many type of filters in the signal data communication front end : The ECHO, NEXT cancellers, and the FFE and DFE filters.
  • the Com2000TM Adaptive Filters, or Equalizer is the combination of filter's optimization techniques and designs used to decrease the channel response length while simultaneously preserving a good SNR in the resultant controlled inter-symbol interference channel.
  • the following steps are taken : (a) Broadcast the predetermined time, frequency and phase training sequences. This is done so that the all of the adjacent sending nodes are sending at the same time interval with the predefined phase and frequency matrix cell. (b) Measure the received EVM phase and power error vector for phase noise magnitude determination. This will be used to define the maximum and minimum signal level for a specific phase sector angles so that the EVM can compensated for the phase noise error during normal data transfer mode. (c) Clock Tune and Phase align local stored training pattern to minimum EMV rms errors. This is done so that the local clock's phase and frequency are compensated for this phase noise error.
  • the equalization system capitalizes on the synchronous nature of the signal and optimize the channel response estimations to reduce channel noise.
  • the equalization system guarantees a Bit Error Rate (BER) of 10 ⁇ 10 on networks that use existing category 5 installations.
  • the GPHY4 is a universal 10/100/1000/2000Base-T Physical Layer manifestation that delivers a robust high performance Gigabit or multi-gigabit Ethernet data delivery system.
  • the GPHY4 Ethernet system delivers Gigabit data communication over the same standard 8-wire (2 Gbps over 8 wires) Unshielded Twisted Pair (UTP) CAT5 cable as lOOBase-T through the insertion of the Com2000TM technology.
  • UTP Unshielded Twisted Pair
  • the GPHY4 system is implemented at the media Physical Interface to deliver a revolutionary bandwidth efficient coding scheme to support Multi-Gigabit signaling over the existing CAT5 cabling infrastructure.
  • the Com2000TM signal coding is the selecting signal or a combination of signals from any one of the following selections: (a) Precision Phase Control Multi-Level Amplitude signals (CAP Emulation—SPAM-5), (b) Precision Frequency Control Multi-Level Amplitude signals (DMT Emulation—FPAM5), (c) Precision Frequency & Phase Controls Multi-Level Amplitude signals (DMT/CAP—FTPAM5), (d) Precision Frequency, Phase, 'I'ime and Multi-Lcvel Amplitude signals (DMT/CAP—FTSPAM5).
  • CAP Emulation—SPAM-5 Precision Phase Control Multi-Level Amplitude signals
  • DMT Emulation—FPAM5 Precision Frequency Control Multi-Level Amplitude signals
  • DMT/CAP—FTPAM5 Precision Frequency & Phase Controls Multi-Level Amplitude signals
  • DMT/CAP—FTSPAM5 Precision Frequency, Phase, 'I'ime and Multi-Lcvel Amplitude signals
  • the selected signal scheme is SPAM-5 , which capitalize the precision phase and amplitude controls of the signal, uses both Synchronous and Partial Response features of the Pulse Amplitude Modulation signal scheme.
  • the SPAM-5 and/or Synchronous Partial Response NRZ or SNRZ Code Signaling deliver multi-gigabit signaling and scalable network data transmission from 100Mbps to 2000Mbps data rate for Ethernet data over existing UTP Category 5 cable.
  • the P802.3ab task force selected the PAM-5 (PAM-5 , see FIGS. 18,19 and 32 ) line code developed by Level One Communications for implementing 1000Base-T.
  • PAM-5 was chosen because this signaling scheme has inherited the symbol rate and spectrum of 100Base-TX and is based on the line code used by 100Base-T2 (100Mbps over 2 pairs of CAT3).
  • 100Base-T (802.3ab) achieves full duplex throughput of 1000 Mb/s by transporting data over four pairs from both ends of each pair simultaneously.
  • the method of transporting data from both ends of a pair simultaneously is known as dual duplex transmission.
  • Each pair carries a dual duplex 250 Mb/s data signal encoded as 5-level Pulse Amplitude Modulation (PAM-5 ).
  • PAM-5 5-level Pulse Amplitude Modulation
  • the new line coding design of the Com2000TM 10/100/1000/2000Base-T (802.3ab+) achieves the full duplex throughput of 2000 Mb/s by transporting data over four pairs from both ends of each pair simultaneously. Each pair carries a dual duplex 500 Mb/s data signal encoded as Synchronous Partial Response 5-level Pulse Amplitude Modulation (SPAM-5 ). See FIG. 31.
  • Synchronous Partial Response 5-level Pulse Amplitude Modulation (SPAM-5 ). See FIG. 31.
  • the charter of the P802.3ab study group is to define a standard for transporting a full duplex 1 Gb/s data stream over a 100 MHz category 5 channel. To reduce the complexity of the line code to a manageable level, the data will be transported over four pairs simultaneously from both ends of each pair. With this approach, each pair carries a 2 50 Mb/s full duplex data stream.
  • each pair carries a 500 Mb/s full duplex data stream and can be scaled utilizing the system clock adjustment in order to deliver scalable data transfer rates for interim non-compliance to 1000Base-T CAT5 capacity.
  • the 10/100/1000/2000Base-T Com2000TM Multi-Gigabit signaling is compatible with the 100Base-TX signal so as to facilitate the development of a four data rate 10/100/1000/2000Base-T transceiver.
  • the symbol rate of 1000/2000Base-T is the same as that of 100Base-TX ⁇ 125 Msymbols/s.
  • one advantage of having equal symbol rates for 100 and 1000/2000 Mb/s operation is that common clocking circuitry can be used with both data rates.
  • Another advantage is that the spectra of both signals are similar with a null at 125 MHz (FIG. 6 b ). The null in the spectrum of a baseband signal occurs at the frequency equal to the symbol rate.
  • 1000,2000Base-T and 100Base-TX both operating at the same symbol rate and using baseband signaling, have similar signal spectra. This reduces the complexity to match the spectrum of 1000/2000Base-T to that of 100Base-TX almost exactly through some additional filtering.
  • the advantage of having similar spectra for 100 and 1000/2000 Mb/s signals is that common magnetics and other emission suppression circuitry can be used regardless of the data rate.
  • a PAM-5 eye pattern for 1000Base-T is shown in FIG. 6 c .
  • An eye pattern is a trace produced by a modulated random data waveform, with each symbol period tracing from left to right and starting in the same place on the left.
  • An eye pattern appears on an oscilloscope if the modulated random data signal is viewed while triggering the oscilloscope on the data clock.
  • the eye pattern of the PAM-5 signal deviates somewhat from this classical 5-level eye pattern because the waveform of the PAM-5 signal has been shaped to make the spectrum of 1000Base-T match the spectrum of 100Base-TX.
  • a Synchronous Partial Response PAM-5 eye pattern for 2000Base-T is shown in FIGS. 24 and 27.
  • a Synchronous Partial Response PAM-5 eye pattern appears on an oscilloscope if the modulated random data signal is also viewed while triggering the oscilloscope on the data clock.
  • the eye pattern of the Com2000TM Partial Response PAM-5 has twice as many eyes as the PAM-5 signal. The eye's vertical noise voltage threshold is reduced in half relative to the PAM-5 eye.
  • the Com2000TM Partial Response PAM-5 signal is 6 dB less than the 1000Base-T signal and has been shaped to make the spectrum of the newly proposed 2000Base-T match the spectrum of 100Base-TX. (See FIG. 24).
  • the Com2000TM Signal Equalization system enables the front end to recover the 6dB of signal degradation and achieve an extra 2dB for Noise margin improvement over the 1000BaseT. Please see the section describing the signal equalization system for further details. For clarity, a general background on signaling is provided below.
  • the simplest form of data signaling includes encoding the information into two symbols—a “0” and a “1”. Such signaling is referred to as binary and is typically transmitted over twisted pair Local Area Network (LAN) data channels as two distinct voltage levels. Examples of two commonly used binary coding schemes are NRZ (used for ATM- 155 ) and Manchester (used for 10 Base-T). See FIG. 30 a.
  • LAN Local Area Network
  • the simplicity of binary coding comes at the price of channel bandwidth.
  • the useful bandwidth of a random NRZ signal consumes the bandwidth (in MHz) equal to the data rate of the signal (in Mb/s).
  • the useful bandwidth of a random Manchester signal is double the data rate of the signal. See FIG. 30 b.
  • FIG. 5 a shows that a 10 Mb/s Manchester-coded 10 Base-T signal requires 20 MHz of channel bandwidth. Although the bandwidth utilization of any data signal can be reduced through filtering, a common practice in today's twisted pair LAN implementations is to transmit the first spectral lobe unfiltered.
  • a signal having no spectral energy at DC is known as a passband signal.
  • Manchester coded data is an example of a passband signal. Due to the voltage transitions in every bit cell of a Manchester-coded data stream, the Manchester spectrum has no DC component.
  • An NRZ signal does not guarantee transitions in every bit cell and, therefore, has a DC component.
  • a data signal, such as NRZ, with non-zero energy at DC is known as a baseband signal.
  • the spectrum of a passband data signal is twice as wide as the spectrum of a baseband signal generating the same data rate.
  • Bandwidth efficient coding schemes are designed to consume less bandwidth than binary coding schemes running at the same data rate.
  • the main difference between bandwidth efficient and binary coding is that binary coding generates one bit at a time while bandwidth efficient coding generates two or more bits simultaneously.
  • the Synchronous Partial Response PAM-5 signaling is a method of increasing the bandwidth efficiency and includes:
  • Com2000TM partial response coding involves combining two distinct PAM-5 data signals into one channel, each operating at the same data rate as the combined signal (SPAM-5 ). These two PAM-5 baseband signals, with one signal staggered in time (4ns) with respect to each other, are combined and transmitted simultaneously over the (FIG. 31). Since each data signal operates at the same data rate of the partial response signal, the combined 2-phase partial response signal (spam-5) requires the same bandwidth of the original PAM-5 signals.
  • phase offset between the two original signals must be known (equal to a multiple of 90°).
  • the 4ns (180 degree) power sampling level and its previous level with the direction of the transitions must also be known (see FIG. 11 a , 11 b ).
  • This signal is the composite signal of 2 NRZ signals (NRZ and NRZ′).
  • the signal level is sampled at a 250MHz rate. The signal power sample is taken every 4ns period for use in the decision base of the slicer. If the amplitude level is positive (10) then the NRZ signal is HIGH and the NRZ'signal is LOW. If amplitude level is negative (01), then the NRZ signal is LOW and the NRZ'signal is HIGH.
  • the NRZ signal is HIGH and the NRZ'signal is also HIGH. Otherwise, if the transition is up, then the NRZ signal is Zero and the NRZ'signal is also Zero.
  • the predetermined phase offset value (4ns) is used to regenerate the NRZ and NRZ'signal from the receiving composite signal (PAM-3).
  • the received signal will have 9 amplitude levels.
  • Each of the sampled amplitude levels will equate to a particular combination of original PAM-5 and its 4ns -delay version. The knowledge of the previous amplitude and its transition direction will dictate the level of the present signals.
  • the Partial Response signaling method is a bandwidth efficient coding scheme employing only multi-level signaling and no phase modulation and is known as a one-dimensional (1-D) coding scheme.
  • FIG. 16 demonstrates two possible coding methods—1-D and Partial Response 1-D—of transmitting 500 MB/s over a 100 MHz channel.
  • the 1-D method generates 2 bits per symbol with a symbol rate of 100Mega-symbols per second.
  • the Partial Response 1-D method generates 4 bits per symbol in order to keep its bandwidth within 100 MHz.
  • the Partial Response 1-D method is capable of transmitting up to 500 Mb/s in the same channel where the 1-D method is limited to 250 Mb/s.
  • the 2000 Base-T proposed signaling methods are also a 1-D based coding scheme.
  • the signaling method is Partial Response of the composite 1-D signal.
  • the composite 1-D signal is the difference of a multi-level signal with a controlled phase offset by half of the 125Mbaud period.
  • a more detailed description of the Com2000TM signaling system is provided below.
  • the Partial Response of the composite 1-D signal coding scheme described below is designed to generate 500 Mb/s plus control symbols.
  • the circuitry implementing such transceivers would have to be present at both ends of each pair of the category 5 channel to achieve 500 Mb/s. 250 Mb/s would be achieved with a single Com2000TM transceiver operating with an 802.3ab compatible transceiver. See FIG. 31.
  • the Com2000TM Coding system codes the signals using(Synchronous PAM-5) a Partial Response of the composite 1-D signal.
  • This 1-D coding method optimizes the multi-level encoding of the transmission signal so as to minimize Inter Symbol Interference (ISI). Partial Response of the composite 1-D signal coding at the transmitter helps to minimize the distortion caused by channel attenuation.
  • ISI Inter Symbol Interference
  • Scalable Com2000TM Signal Coding SPAM-5 is also a Partial Response of the composite 1-D signal.
  • the scalable Com2000TM SPAM-5 coding can be scaled by either slowing down the clock or the SNRZ signal cncoding or SPAM-5 signal encoding or the combination all of the above.
  • SNR Penalties For Com2000TM Coding Bandwidth Efficiency signaling A bandwidth efficient data signal is typically more sensitive to channel noise and distortion than a binary signal.
  • a good indicator of network robustness is the opening in the eye pattern of the data signal. The size of the opening indicates the signal's immunity to noise—it is proportional to the noise voltage required to cause a bit error in the receiver.
  • the horizontal opening of the eye pattern typically indicates the signal's immunity to jitter. It is a measure of how much jitter can be added to the data signal by the channel before timing-related bit errors are likely to occur. See FIGS. 6 b , 6 c and 6 d.
  • noise immunity is further compromised by the coupling between the two channels.
  • the amount of signal coupling between the two channels is related to the error in the X phase offset between these channels. Any deviation from the perfect sending phase offset (X degree relationship) between the two channels results in cross channel coupling (i.e. one channel “leaking” into the other channel).
  • a 4-level PAM-5 signal has voltage transitions every 2 bit periods while a binary (2 level) signal could have voltage transitions every bit period. Therefore, the rate of transitions, or symbol rate, of a 4-level signal PAM-5 is half the frequency of a binary signal.
  • a 250 Mb/s data signal PAM-5
  • a 8 level signal is a 500Mb/s data signal, is transmitted at a rate of 125 Msymbol/s using 125 MHz of channel bandwidth with only 8 voltage levels.
  • the 5 th level in the PAM-5 system or 9 th level of the SPAM-5 system allows for redundant symbol states that are used for error-correction encoding.
  • the error correction method includes Trellis coding [9] in combination with Viterbi decoding.
  • the error correction logic further enhances the system's Signal to Noise Ratio (SNR) margin by up to 6 dB.
  • SNR Signal to Noise Ratio
  • the extra 6 dB of SNR margin gives the 5 level PAM-5 signal the noise immunity of a 3 level signal.
  • the PAM-5 signal also incorporates error correction coding to improve the BER performance of the system. The same applies for SPAM-5 with 9 signal levels.
  • Digital signal modulation in general, transforms input digital signals into waveforms that are compatible with the nature of the communication channel medium. Through modulation, baseband communication channel signals are modified to carry the desired information.
  • the SPAM-5 Modulator ( 327 ) and Demodulator ( 332 ) are the methods of delivering baseband digital signal modulation that uses a variation in the amplitude and phase of the carrier to transmit information. The phase variation is accomplished with the Phase Modulation technique and the amplitude variation is performed with the Pulse Amplitude Modulation (PAM-5 ) technique.
  • the SPAM-5 signal modulation is a unique and advanced baseband modulation technique that conveys multiple (4) bits of information simultaneously (at 125 Mbaud Symbol Rate) by providing multiple states in each symbol of transmitted information. Each time the number of states per symbol increases, the bandwidth efficiency also increases. This bandwidth efficiency is measured in bits per second per Hz.
  • the standard lOOOBase-T signal operates on the same frequency band as the 100Base-T square wave digital signal with all of the above offsets and delays.
  • the new 2000Base-T SPAM-5 is also an amplitude modulation coded signal that operates on a baseband signal frequency of 125 MHz. This is similar to a PAM duo-binary and partial channel response-coding scheme. This in effect allows 5 bit (4 information and 1 error correction bits) times higher in bit rates over a 1 hertz operating frequency range with the optimal bit error rates.
  • the basis of the new Com2000TM Gigabit line code signaling for 2000Base-T (see FIG. 9) is that 5 bits of encoded data are modulated on multi-level signals (PAM-5 ).This can be thought of as operating as 2 virtual (2*250 Mb/s) 1000Base-T data channels independently that are transmitted over the same CAT5 wire. In effect, 2 amplitude levels for the Quinary symbol rate are decoded on each transition of the 125 Mbaud symbol rate.
  • the transmitting and receiving signals are baseband signals.
  • the SPAM-5 signals (Partial Response PAM-5 ) modulated by a 125 MHz clock rate that is modulo-2 added to the PAM-5 modulated data A, to form the A+B composite data signal AB.
  • This signal AB still maintains the baud rate of 125 Mbaud.
  • the phase shift signal B is maintained via a precision source of reference and frequency/phase controls which are addressed in details by the Clock transfer system section.
  • the SPAM-5 in general is explained as a multi-level baseband signal which is the composite signal from the two multi-level I axis and multi-level R axis baseband signals.
  • the R axis signal is the rotated (multiple of) 90 degrees in phase with the I version signal.
  • SPAM-5 can be thought of as an emulated baseband version of CAP-256 signal.
  • the SPAM-5 (Partial Response PAM-5 ) Modulator and Demodulator are responsible for maintaining the system within the required FCC Spectrum and Amplitude signal modulation limitations for sending and receiving data over the twisted pair wires.
  • SPAM-5 Baseband Digital modulation transforms input digital signals into waveforms that are compatible with the nature of the baseband communications channel that are used to carry the desired information.
  • the SPAM-5 (Partial Response PAM-5 ) Modulator ( 327 ) and Demodulator ( 332 ) implement a method of delivering digital signal modulation that uses variations in amplitude and phase of the carrier to transport information.
  • the phase variation is accomplished through precision control of the multiple of 90-degree phase offset and the 5 level amplitude variation is accomplished through Pulse Amplitude Modulation (PAM-5 ).
  • the Com2000TM m baseband SPAM-5 signaling technique is a simple yet advanced baseband modulation scheme that conveys multiple ( 4 ) bits of information in a full duplex scheme (at 125 Mbaud Symbol Rate) for each cable pair.
  • SPAM-5 Synchronous Pulse Amplitude Modulation
  • SPAM-5 states are defined as a specific amplitude and phase. This means that the generation and detection of symbols is more complex than a simple phase detection or amplitude detection device.
  • the Com2000TM Partial Response PAM or baseband SPAM-5 Modulator ( 327 ) delivers high bandwidth efficiency through the transmission of 4 bits per second per Hz.
  • the Com2000TM m baseband SPAM-5 Modulator ( 327 ) in the Electrical Transmitter section of the transceiver adds a channel coding preamble header to the data stream in such a way as to minimize the effects of noise and interference in the CAT5 communication channel.
  • the Channel Coding preamble symbol adds extra bits to the input data stream and removes redundant ones. The added bits are used for error correction or to send specific system training sequences for identification or equalization. This can make synchronization (or finding the symbol clock) easier for the Com2000TM SPAM-5 Demodulator ( 332 ) of the Electrical Receiver.
  • the symbol clock frequency represents the exact timing of the transmission of the individual symbols.
  • the reciprocal of this is the symbol clock frequency of 125 Mbaud.
  • the symbol clock phase can be resolved up to 1 ⁇ 8 of the received carrier signal phase and is correct when the symbol clock is aligned with the optimum instant(s) ( 2 ns and 6 ns relative to the beginning of the baud period) to detect the symbols.
  • This feature is uniquely impacting on the convergence of the front end filters such as Feed Forward Filter (FFE), Decision Feedback Filter (DFE), ECHO and Near End Cross Talk (NEXT) canceller filters.
  • FFE Feed Forward Filter
  • DFE Decision Feedback Filter
  • NEXT Near End Cross Talk
  • the Com2000TM Precision Sampling System comprises a method for precisely positioning the phase sampling and measurement windows at the center of the Eye Diagram with minimal error.
  • This system relies on the complete frequency and phase synchronization of one or more network nodes, preferably accomplished using the Clock Transfer system.
  • the clock synchronization can be either relative or absolute and is used as one improvement to deliver a multitude of benefits, such as bandwidth and SNR improvements, ISI suppression and more data bits per frame. This technique is also possible due to the Channel Jitter Suppression and Measurement Technologies.
  • Static Position Error or Jitter is caused by the error associated with the signal sampling accuracy or the proximity of the timing pulse to the optimum sampling point or to the center of the eye.
  • the Com2000TM GPHY4 uses a combination of technologies, such as Channel Calibration and Measurement system (and Measurements circuits 330 , 343 as shown in FIG. 3) and Precision Sampling system, for placing the sampling window within a specified tolerance of the center
  • the Com2000TM Post Equalizer signal delivers a clean and wide-open eye diagram.
  • a signal demodulator precision sampling window for a Non-Linear Estimator such as a 9-Level Quantiser for SPAM-5 and Partial Response PAM Demodulator ( 74 ) accurate to a level of 500 ps, therefore the Com2000TM can allow 2 more symbols per baud on the existing 125 Mbaud Quinary symbol rate.
  • the Com2000TM Precision Sampling Techniques provides both an SNR improvement while also providing a method and means for maintaining the receiving signal phase and frequency much longer (5 ⁇ ) over the conventional PLLNCO lock loops.
  • the precision sampling system uses the Coherent Clock Phase and Carrier Recovery Circuits to maintain the carrier signal phase and frequency.
  • the Coherent Clock Phase and Carrier Recovery circuits uses the crystal frequency and phases rather than the VCO frequency and phases.
  • the long term drift of the crystal are bounded by the Clock transfer system.
  • the short drift of the crystal are also bounded by the crystal short term drift criteria instead of the VCO short term drift. This is roughly 100 times worst than the crystal version.
  • the carrier signal regeneration is also a much cleaner signal with less jitter.
  • the Com2000TM Coherent Clock Phase and Carrier Recovery Circuits allows the Precision sampling system to sample the receiving signal with a predefined phase error for a extend period of time. This is due to the fact that the crystal frequency drift and phase noise and jitter are less than the jitter caused by the VCO oscillator of the PLL circuits. This feature, therefore, also allows the increasing of the message size or number of data bits per packet load to be sent across a communication channel such as Ethernet packet.
  • the Com2000TM Coherent Clock Phase and Carrier Recovery Circuits the recovered carrier frequency remain a clean locked for more than 5 ⁇ of the normal PLL lock. It is therefore, the new packet size is roughly 5 ⁇ of the normal Ethernet size (1500 bytes).
  • the improved SNR achieved by the Precision Sampling system increases the noise margin up to 8dB, which required for guaranteeing multi-gigabit operation of the 10/100/1000/2000 BaseT over the CAT5 channel.
  • the GPHY4 is a universal 10/100/1000/2000Base-T Physical Layer manifestation that provides a Gigabit data delivery system over existing Ethernet networks.
  • the GPHY4 system is backward compatible with 10/100BaseT systems for rapid network deployment complies with the 802.3z and 802.3ab IEEE Gigabit Ethernet Standards.
  • the GPHY4 system uses the Com2000TM system to deliver a bandwidth efficient coding scheme to support Multi-Gigabit signaling over existing CAT5 cabling by utilizing a combination of Precision Sampling Techniques, Code Signaling Techniques and Signal Equalization Techniques. This is section provides high level descriptions on gigabit Ethernet transmission over category 5 twisted pair.
  • the P802.3ab task force selected the PAM-5 (see FIGS. 18,19, and 32 ) line code for implementing 1000Base-T.
  • the name PAM-5 was chosen because this signaling scheme has inherited the symbol rate and spectrum of 100Base-TX and is based on the line code used by 100Base-T2 (100Mbps over 2 pairs of CAT3).
  • 1000Base-T (802.3ab) achieves the full duplex throughput of 1000 Mb/s by transporting data over four pairs from both cnds of each pair simultaneously.
  • the method of transporting data from both ends of a pair simultaneously is known as the dual duplex transmission.
  • Each pair carries a dual duplex 250 Mb/s data signal encoded as 5-level Pulse Amplitude Modulation (PAM-5 ). (See FIG. 34.)
  • one advantage of having equal symbol rates for 100 and 1000/2000 Mb/s operation is that common clocking circuitry can be used with both data rates.
  • Another advantage is that the spectra of both signals are similar with a null at 125 MHz (FIG. 6 b ). The null in the spectrum of a baseband signal occurs at the frequency equal to the symbol rate.
  • 1000/2000Base-T and 100Base-TX both operating at the same symbol rate and both using the baseband signaling, have similar spectra to begin with. This made it easy to match the spectrum of 1000/2000Base-T to that of 100Base-TX almost exactly through some additional filtering.
  • the advantage of having similar spectra for 100 and 1000/2000 Mb/s signals is that common magnetics and other emissions suppression circuitry can be used regardless of the data rate.
  • a PAM-5 eye pattern for 1000BaseT is shown in (FIG. 6 c ).
  • An eye pattern is a trace produced by a modulated random data waveform, with each symbol period tracing from left to right and starting in the same place on the left.
  • An eye pattern appears on an oscilloscope if the modulated random data signal is viewed while triggering the oscilloscope on the data clock.
  • the eye pattern of the PAM-5 signal deviates somewhat from this classical 5-level eye pattern because the waveform of the PAM-5 signal has been shaped to make the spectrum of 1000Base-T match the spectrum of 100Base-TX.
  • a Partial Response PAM-5 eye pattern for 2000BaseT is shown in (FIG. 24,27).
  • An eye pattern is a trace produced by a modulated random data waveform, with each symbol period tracing from left to right and starting in the same place on the left.
  • An Partial Response PAM-5 eye pattern appears on an oscilloscope if the modulated random data signal is also viewed while triggering the oscilloscope on the data clock.
  • the eye pattern of the Com2000TM Partial Response PAM-5 has twice as many eyes as the PAM-5 signal.
  • the eye's vertical noise voltage threshold is reduced in half relative to the PAM-5 eye.
  • the eye's width is also reduced in half ( 4 ns) relative to the PAM-5 8ns width.
  • the newly invented Com2000TM Partial Response PAM-5 signal is 6 dB degradation from the 1000BaseT signal and has been shaped to make the spectrum of the newly proposed 2000Base-T match the spectrum of 100Base-TX. (See FIG. 24).
  • the Com2000TM Signal Equalization and Noise Suppression Technology enable the front end to recover and getting back the 6dB of signal's degradations and also getting back of extra more 2dB for Noise margin improvement over the 1000BaseT.
  • the 1000/2000BaseT multi-gigabit Ethernet transceiver for category 5 will be a complex device.
  • the complexity of the line coding will inevitably aggravate the transceiver's sensitivity to noise and distortion. Therefore, the 1000/2000 Base-T link is designed to operate over a minimally compliant category 5 channel. Further details of the sources and thresholds of the line noise are provided below.
  • SNR margin in general, is a measure of communication system's immunity to noise. SNR margin is expressed in dB and represents the level of additional noise that the system can tolerate before violating the required Bit Error Rate (BER). For example, an SNR margin of 3 dB means that if the noise level is increased by 3 dB, the system would be subject to excessive errors. The higher the SNR margin, the more robust the system. If network A has an SNR margin of 3 dB and network B has an SNR margin of 10 dB then network B can tolerate 7 dB more noise than network A without violating the required BER.
  • BER Bit Error Rate
  • FIG. 6 d demonstrates that increasing the number of signal levels while maintaining the same transmit voltage results in a degradation of the SNR margin.
  • the reason for this is that as the vertical opening of the eye gets smaller, the system can tolerate less noise before bit errors begin to occur. For example, increasing the number of voltage levels from 2 to 3 cuts the voltage between adjacent levels in half, reducing the vertical eye opening by a factor of 2.
  • the noise voltage required to cause a symbol error on a 3-level signal is half (or 6 dB lower) than the voltage required to cause a symbol error on a binary signal. So a 3-level signal has 6 dB less SNR margin than a binary signal, assuming both signals operate at the same peak to peak voltage.
  • the proposed 2000BaseT signaling has 6dB lower SNR margin than a PAM-5 of 1000BaseT signal.
  • the Com2000TM Signal Equalization and Noise Suppression system enables the 1000/2000BaseT to recover and getting back the 6dB of signal's degradations and also getting back 2dB for Noise margin improvement over the 1000BaseT. This done by improving the NEXT and ECHO cancellers via suppressing the relative phase offset of the interfered and interfering signals which can greatly effect the receiver filter performances (see FIGS. 10 a and 10 b ). It also is done by measuring the channel distortions and compensates the filter for distortion. This is done via the transmit pulse shaping filter and receiving FFE and DFE filters.
  • the impulse response from the transmitter to the receiver is a Nyquist pulse, which goes through zero at all multiples of the symbol period except at the origin. It also equalizes the NEXT/ECHO signal (from local transmitters) in such a way that the impulse response from local transmitter and local receiver goes through zero at all multiples of the symbol period including the origin.
  • the amount of intersymbol interference (ISI) at the input of the receiver is larger than the amount of NEXT.
  • ISI intersymbol interference
  • the initial convergence curves of the solid and dashed lines follow the dotted line (see FIG. 10 b ), which is the convergence curve of the FFE/DFE filter in the presence of intersymbol interference only.
  • This section provides a detail description of the preferred embodiment of the Com2000TM GPHY4 network physical interface device (PHY). This section begins with a discussion of the operation of network systems and how the Com2000TM's primary subsystems interact with the MII and GMII and general network operation is provided. This is followed by an overview of the primary Com2000TM subsytems: the Com2000TM Transmitter and the Com2000TM Receiver.
  • PHY physical interface device
  • Equalization System and Descriptions which describes the means and methods utilized to reduce the various noise components of a communication system
  • Precision Clock Sampling System and Descriptions which describes the system frequency and phase synchronization means and methods for enabling the unique partial response PAM-5 modulation signaling for high-speed data transfer and the tuning algorithms that maintain system frequency and phase synchronization
  • GPHY4 Measurement and Calibration Technology which describes the means and methods for monitoring, measuring, calculating and correcting for various parameters that induce error and noise factors into communication systems.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Layer (PHY) ( 14 , See FIG. 1C) is part of the family of high-speed CSMA/CD network specifications.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) and baseband PHY components are developed to provide 1000/2000 Mb/s data transmission performance over the existing Category 5 4-twisted pair cabling infrastructure. This is in contrast to the 802.3ab Gigabit Ethernet specification that provides high-speed data transmission across 4 twisted pair cable systems.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Layer Signaling techniques and data transfer capabilities are completely compatible with existing 10/100BaseT Ethernet system components.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Layer employs full-duplex baseband transmission over four-pairs of Category 5 Unshielded twisted-pair (UTP- 5 ) wiring.
  • the aggregate data rate of 1000/2000 Mb/s is achieved by a data transmission rate of 500 Mb/s over each wire pair as shown in (FIG. 3).
  • the use of a hybrid and echo cancellation scheme at the Transceiver's Transmitter ( 242 ) and Receiver ( 243 ) sections (See FIG. 34) enable full-duplex operation by allowing symbols to be transmitted and received on the both wire pairs at the same time.
  • the multi-level baseband signaling as used with 100BaseT at a 125 Mbaud rate is used on each of the wire-pairs.
  • the Transmitted symbols are sent in phase-staggering sets to allow for the transmitted In-Phase and Partial Response-Phase symbol sets to be selected from a four-dimension 5 level symbol constellation.
  • the modulation rate of 125 Mbaud coincides with the GMII clock rate of 125 MHz and results in a symbol period of 8 ns. This permits the use of CAT5 or better balanced cable pairs, installed according to ANSI/TIA/EIA-568-A, for Gigabit Ethernet operation.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Coding Sub-layer is similar to the proposed PCS as defined by 802.3ab.
  • the Physical Medium Attachment (PMA) and its associated PHY Control functions are different from the proposed 802.3ab standard because of the generation and transmission of the new Com2000TM signaling scheme over 4 pairs of UTP. (See FIG. 1B)
  • PCI System Bus Interface
  • DMA Direct Memory Access
  • MAC Media Access Control
  • MDI Medium Dependent Interface
  • the Ethernet applications are executed and controlled by the Host Microprocessor ( 11 ).
  • the PCI bus interface section ( 121 ) includes transmit and receive data buffering, DMA control buffering ( 122 ), and register access module buffering.
  • the MAC layer ( 131 , 132 ) consists of transmit and receive blocks, a Content Addressable Memory (CAM) for address recognition and control, status and error counter registers.
  • CAM Content Addressable Memory
  • This representative PCI-based 10/100 and 1000/2000Mbits/s Ethernet controller supports the MII ( 211 ) of 100BaseT and the GMII ( 212 ) of 1000BaseT.
  • the MII and GMII are the standards for the Media Independent layer that separates the physical layer ( 22 ) from the MAC layer ( 13 , See FIG. 1C).
  • the MII and GMII are included in the IEEE 802.3 10/100/1000 Base-TX standards for Ethernet.
  • the design of the Com2000TM 10/100/1000/2000Base-TX Ethernet PHY supports 1000/2000 Mbits/sec over 4 pairs , 100Mbits/sec and 10Mbits/sec operations on 2 pair CAT5 infrastructure cabling.
  • the transceiver provides an electrical interface between the Media Independent Interface (M 11 ) ( 13 , See FIG. 1C) for 10/100BaseT and Gigabit Media Independent Interface (GMII) for 1000BaseT & 1000BaseSx MAC ( 13 , See FIG. 1C) as well as the physical wire pair interface.
  • M 11 Media Independent Interface
  • GMII Gigabit Media Independent Interface
  • the Com2000TM Gigabit Transceiver ( 141 ) provides encoding and decoding of serial data streams and delimiters, level conversion, collision detection, signal quality error reduction, link integrity testing, jabber control, and loop back testing.
  • the Com2000TM Gigabit Transceiver maintains the Media Access Control (MAC) layer ( 131 , 132 ) and the CSMA/CD protocol to ensure seamless operation for 10, 100 or 1000 Mbps applications.
  • MAC Media Access Control
  • the Com2000TM 10/100/1000Base-TX Ethernet Physical layer is a single chip that implements the Physical or MDI layer ( 24 ) (See FIG. 34) of the 10/100/1000Mbits/s Ethernet system.
  • the chip includes both a Digital section ( 22 ) and an Analog Section ( 23 ) for performing the Physical layer functions.
  • the chip interface to the Transformer section ( 25 ) provides the functions required for the CAT5 cable signal transmitter.
  • the MII/GMII ( 31 ) interface comprises a Digital section ( 32 ), Analog section ( 34 ) and CAT5 medium sections of the r Com2000TM 10/100/1000Base-TX Ethernet Physical Layer (PHY) chip architecture (see FIG. 3).
  • the MII/GMII interface ( 31 ) provides a simple, cost-effective method for implementing the interconnection between the MAC layer and the Physical (PHY) layer devices and between PHY layer devices and the host Station Management.
  • the MII/GMII interface ( 31 ) provides a uniform interface to the chip for PHY interface development.
  • the services performed by the MII/GMII ( 31 ) include Mapping of transmit and receive code bits between the Physical Medium Attachment or PMA client and the underlying Physical Medium Dependent layer or PMD.
  • the MII/GMII ( 31 ) generates a control signal indicating the availability of the PMD data to the PCS.
  • the MII/GMII services include Serialization (deserialization) of code groups for transmission (reception) at the underlying serial PMA and Mapping of Transmit, Receive, Carrier Sense and Collision Detection information between the MII/GMII and the underlying PMA.
  • the Com2000TM 10/100/1000Base-TX Ethernet Physical Layer (PHY) Management Interface has dedicated status and control registers ( 328 ) used to communicate Auto-Negotiation ( 329 ) information to the MII/GMII that includes the control, status, advertisement, link partner ability, and expansion register capability.
  • the Power Management ( 328 ) is performed on the transceiver by monitoring data stream activity and power-down modes are selected based on maximizing power conservation onboard the PHY transceiver chip.
  • the Configuration Register/Status Register sets ( 328 ) are used to control and monitor the Com2000TM 10/100/1000Base-TX Ethernet Physical Layer (PHY) transceiver chip. These can be accessed through the MII/GMII management interface ( 328 ) from the host system.
  • the management interface consists of a pair of signals that transport the management information across the MII/GMII.
  • the status/control information is transmitted across a frame format with a protocol specification for exchanging management frames and an accompanying register set that are read/write accessible through these frames.
  • the register definition specifies a basic register set with an extension register capabilities.
  • the Auto-Negotiation function ( 329 ) provides a mechanism to control the connection of a single MDI to a PMA signal type, where more than one PMA signal type may exist.
  • the Control and Status registers ( 328 ) provide additional management capabilities for the control of Auto-Negotiation ( 329 ).
  • Auto-Negotiation function ( 329 ) provides the Transmit, Receive, Arbitration, and Normal Link Pulse (NLP) integrity test function ( 346 ).
  • NLP Normal Link Pulse
  • the Auto-Negotiation functions interact with the technology dependent PMA through technology dependent interface.
  • the Link Monitor Function ( 346 ) is responsible for determining whether the channel is providing reliable data. Failure of the channel will cause the PMA client to suspend normal operation.
  • the Link Monitor function ( 346 ) takes advantage of the PMD sub-layer's continuous-signaling transmission scheme to provide the PMA with a continuous indication of signal detection on the channel through the signal-status interface as communicated by the PMD.
  • the Link Monitor function responds to control by the Auto-Negotiation ( 329 and is affected through the link control parameter of the PMA signal request.
  • the continuous-signaling transmission scheme of the 1000BaseT PMD sub-layer also provides the Com2000TM Precision Clock Reference ( 344 ) the capability to deliver the same frequency & time heart beat for the sending and receiving nodes based on the continuous availability of an absolute reference source. This is one of the enablers for Com2000TM 1000Base-TX Ethernet Clock transfer system.
  • the Com2000TM Transmitter composes of Electrical Transmitter ( 221 ) and CAT5 Transmitter ( 231 , 241 ).
  • the Com2000TM Digital Transmitter function controls the flow of data at the specified rate determined through the auto-negotiation function.
  • a 4B/5B Symbol Encoder receives the 4-bit (4B) nibble data from the MII/GMII and converts the data generated by the MAC into 5 -bit (5B) blocks for transmission. This 4B/5B conversion combines control symbols with data symbols.
  • the 8B/10B symbol encoder function is executed by the 802.3z MAC ( 132 , See FIG. 1C).
  • the 1000BaseT Symbol Encoder of the MAC substitutes the first 8 bits of the MAC preamble with J/K symbol pair (11000 10001).
  • the symbol encoder continues to replace subsequent 8B codes with the corresponding IOB symbols.
  • the 8B/10B symbol encoder of the 802.3z MAC injects the T/R symbol pair to indicate end of frame.
  • the symbol encoder ( 322 ) continuously injects IDLE symbols into the transmitted data stream until the next transmit data packet is detected.
  • the 8-bit data symbols are converted to a 4-tuple of quinary symbols.
  • Each four-dimensional symbol can be viewed as a 4-tuple (An, Bn, Cn, Dn) of one-dimensional quinary symbols taken from the set ⁇ 2, ⁇ 1, 0, +1, +2 ⁇ of valid serial transmission data.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet performs the Parallel to Serial Conversion function (see FIG. 4). This performs Serialization of code-groups for transmission on the underlying serial Physical Medium Attachment sub-layer.
  • the Transmit blocks ( 44 , 50 , 53 ) are an array of shift registers ( 44 ) and data latches ( 50 , 53 ).
  • the 100BaseT data stream goes into the Serial Scrambler ( 46 ) and the 1000BaseT data stream goes into the Quinary Symbol Encoder Process ( 55 ).
  • This function also minimizes electromagnetic emissions from the PMD physical layer by randomizing the data spectrum with the addition of a Pseudo-Random Noise (PN) sequence to the plain text data sequence transmitted by the PHY.
  • the length of the PN sequence is chosen to reduce radiated emissions by approximately 20dB when the station is continuously transmitting the IDLE Symbol.
  • the Serial Scrambler ( 46 ) for the 100BaseT decodes single bit errors in the scramble serial stream as single bit errors in the recovered plain-text stream.
  • the PMA generates the scrambled 100BaseT NRZI data and sends it to the MLT3 Encoder ( 324 ) where the data is encoded and transmitted to the Twisted Pair Transmit Driver.
  • the MLT 3 coding ( 324 ) has similar characteristics to NRZI but allows three levels of output instead of two (i.e. Positive, Zero, and Negative). Each time a logic “1” is encoded, a transition will take place. Each time a logic “0” is encoded, the previous output level will be maintained for another bit period. This coding scheme ensures the maximum bandwidth distributed to the CAT5 cable is less than or equal to 125 MHz frequency range.
  • the received data streams from the 1000BaseT go into Quinary Symbol Encoder ( 55 ).
  • the data is encoded into the appropriate symbol structure and sent to the Stagger PAM Modulator ( 57 ).
  • This data-encoding scheme allows the PHY to operate at the Gigabit data rate including FEC capabilities.
  • the combination of the nx90-degree phase and PAM-5 amplitude modulation is a revolutionary baseband signaling technique for data encoding. This provides the capability for the Com2000TM PHY to deliver 10 bits per bandwidth hertz. This is only possible because of the precision phase synchronization between the transmitter and receiver stations via the internal Com2000TM clock synthesizer ( 343 , See FIG. 3) circuits and the Com2000TM clock transfer system.
  • the baseband in-phase and nx90-degree stagger phase data encoding and transmit sequence length is selected for reduction of the radiated emissions of the PAM-5 amplitude modulations to meet the FCC requirements.
  • This data-encoding scheme is enabled only when the sending and receiving baseband signal phase noise and jitter are within specific limits.
  • the system is within the limits when the sending and receiving stations have the same frequency and time heart beat ( 344 ) and maintains a minimum phase error ( 330 ).
  • the baseband SPAM-5 (Partial Response PAM-5 ) Modulator ( 327 ) and Demodulator ( 332 ) are responsible for maintaining the system within the required FCC Spectrum and Amplitude signal modulation limitations for sending and receiving data over the twisted pair wires utilizing PAM-5 signaling characteristics (MLT-5).
  • Baseband Digital modulation transforms input digital signals into waveforms that are compatible with the nature of the baseband communications channel that are used to carry the desired information.
  • the SPAM-5 (Partial Response PAM-5 ) Modulator ( 327 ) and Demodulator ( 332 ) implement a method of delivering digital signal modulation that uses variations in amplitude and phase of the carrier to transport information.
  • the phase variation is accomplished through precision control of the nx90-degree phase offset and the 5 level amplitude variation is accomplished through Pulse Amplitude Modulation (PAM-5 ).
  • the Com2000TM baseband SPAM-5 signaling technique is an advanced baseband modulation scheme that conveys multiple (4) bits of information simultaneously (at 125 Mbaud Symbol Rate) by providing two or more symbol states within each symbol of transmitted information.
  • Pulse Amplitude Modulation increases the number states per symbol.
  • Each of the Partial Response PAM states are defined as a specific amplitude and phase. This means that the generation and detection of symbols is more complex than a simple phase detection or amplitude detection device.
  • the Com2000TM Partial Response PAM or baseband SPAM-5 Modulator ( 327 ) delivers high bandwidth efficiency through the transmission of 10 bits per second per Hz.
  • the Com2000TM baseband SPAM-5 Modulator ( 327 ) in the Electrical Transmitter adds a channel coding preamble header to the data stream in such a way as to minimize the effects of noise and interference in the CAT5 communication channel.
  • the Channel Coding preamble adds extra bits to the input data stream and removes redundant ones. The added bits are used for error correction or to send specific system training sequences for identification or equalization. This can make synchronization (or finding the symbol clock) easier for the Com2000TM SPAM-5 Demodulator ( 332 ) of the Electrical Receiver.
  • the symbol clock frequency represents the exact timing of the transmission of the individual symbols.
  • the transmitted carrier is at the correct In-Phase (or magnitude/0 degree phase) value to represent a specific symbol.
  • the nx 9 O-degree phase offset injected onto the In-phase value (magnitude/ nx90 degrees phase) is changed to represent another symbol.
  • the interval between these two phases is the symbol clock period (8ns).
  • the reciprocal of this is the symbol clock frequency of 125 Mbaud.
  • the symbol clock phase can be resolved up to 1 ⁇ 8 of the received carrier signal phase and is correct when the symbol clock is aligned with the optimum instant(s) (2ns and 6ns relative to the beginning of the baud period) to detect the symbols.
  • Pulse Shaping Filtering is useful for good bandwidth efficiency. Without filtering, signals would have very fast transitions between states and therefore very wide frequency spectra- much wider than is needed for the purpose of sending information. There are two filters, one for each the CAT5 channel pairs. This implementation creates a compact and spectrally efficient signal that can be efficiently placed on a carrier.
  • the Internal Com2000TM clock synthesizer ( 343 ) serves as the internal master clock distribution system supplying all transmit clock reference for the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Layer ( 14 ).
  • the Precision Clock Reference ( 344 ) delivers a Stratum I equivalent clock to the synthesizer as the stable master clock reference source.
  • the reference logic of the Precision Clock Reference ( 344 ) tunes the crystal oscillator for frequency and phase so that it locks to the true and traceable external precision reference clock with minimum frequency and phase offsets.
  • the Synthesizer ( 343 ) includes PLL frequency synthesis and synchronous frequency divider functions to generate all of the Com2000TM 10/100/1000/2000Base-TX Ethernet.
  • the Synthesizer ( 343 ) block generates 2.5/5/10/25/125/250/500 MHz clocks for use in all of the digital and analog circuits.
  • the Analog Transmitter functions as part of the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Layer (PHY) ( 14 ).
  • the system utilizes 2-pairs of cabling that greatly reduces the noise reduction requirements delineated in 802.3ab for NEXT, FEXT and ECHO noise sources. This reduces the complexity of the receiver in that redundant cable pairs do not have to be considered in the design of the noise cancellation implementation.
  • the 1000BaseT analog transmitter front end is very similar to 100BaseT except for the specific Pulse Shaping Filters utilized for influencing the ideal shape of the transmitted signal's spectrum for support of the receiver signal detection process.
  • the transmitter filter and the receiver filter are selected in to maximize noise immunity and minimize Inter-symbol Interference.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet pulse shaping filter's value (0.80+0.2z** ⁇ 1) for the transceiver is different from the recommended value of the 802.3ab specification due to the variation in the phase (0 and nx90 degrees) and amplitude within each transmitted pulse width.
  • the Com2000TM Analog Receiver section 244.225 (see FIG. 34) describes techniques for achieving data rates up to 1 Gigabit/second over unshielded twisted pair (UTP) wiring for local area network (LAN) applications.
  • the Com2000TM System provides for full duplex operation at ultra high-speed data rates with bandwidth utilization of 125 MHz that avoids potential problems regarding radiation limits as regulated by the FCC.
  • the transmission scheme used for these LAN applications is Multi-level Amplitude which is a bandwidth efficient two- dimensional baseband encoding scheme.
  • the patent also discusses in detail a technique called Com2000TM Adaptive Equalization and Calibration, which allows high-speed data transfer while allowing several users to share the same cable.
  • the CAT5 cable plant ( 37 , 25 ) has an intrinsic channel capacity of 500 to 1000/2000 Mb/s for transmission that is limited by attenuation and near-end cross-talk (NEXT). This is achieved through well-controlled cable geometry by ensuring tight twisting of the individual cable pairs providing predictable attenuation characteristics and low cross talk. There are several factors that determine how much of this available capacity can readily be used. Cable emissions and externally induced noise usually dominate over NEXT limitations.
  • Adaptive Equalizer Filters 354 that channel distortion. Adaptive Filters, like equalizers, are used to filter out narrow-band noise and discrete sinusoidal components.
  • the Com2000TM 10/100/1000/2000Base-TX Ethernet Physical Layer (PHY) ( 14 ) Adaptive Equalizer Filters ( 354 ) for the receiver can be considered as a general filter with multiple inputs.
  • Adaptive Equalizer Filters ( 354 ) for the receiver can be considered as a general filter with multiple inputs.
  • the multiple inputs are simply delayed versions of the single primary input signal (i.e., inputs originate from a shift register or tapped delay line).
  • the CAT5 transmission of data often requires that an equalizer be incorporated in the CAT5 receiver to correct for distortions produced by the transmission medium. These distortions range from amplitude variations and signal echo to nonlinear phase delays. The most serious distortion source over the CAT5 data communication channel is often the nonlinear phase delay. This delay distortion results when the propagation time is different for different frequencies in the frequency spectrum of the data pulses. Any channel with delay distortion is called a “Time Dispersive Channel”.
  • the CAT5 channel ( 25 ) distortion is often vary in time due to environmental changes. Under normal operating conditions, we can assume the CAT5 channel distortion is time invariant and the nonlinear phase delay distortion causes transmission errors by producing Inter-symbol Interference. This is due to the effect of the contribution to the matched filter output that may not only be the result of the current bit but also, to varying degrees, of past bits.
  • the non-complex signal equalizer of the Com2000TM Adaptive Filter ( 354 ) is preceded by a PLL that drives the carrier frequency to zero. This results in the real part of the transmitted signal being received within distinct sections of the equalizer.
  • the Com 2 OOO TM equalizer is specifically utilized for the PAM-5 signaling scheme.
  • the Com2000TM Equalizers ( 354 ) and cancellers are initialized in a specific order.
  • the ECHO & NEXT Cancellers determine and initialize the filter's coefficients with the Com2000TM.
  • Blind Equalization method This process occurs during power up or a cold start in order to begin reduction of the channel noise and ISI impairment (see FIG. 10).
  • the Sender's and Receiver's Clocks are frequency and phase synchronized through the Com2000TM Phase Transfer method. This method is designed to avoid the transient mismatch between the digital samples of the equalizer and the taps of the filter.
  • the Feed Forward Equalizer (FFE) and Decision Feedback Equalizer (DFE) initialize the filter's coefficients with the Com2000TM Training Equalization method. This occurs during warm starts utilizing a predefined training sequence between the sending and receiving nodes. Once the FFEIDFE Equalizer's coefficient are initially defined, the filter's coefficients can be updated with the Com2000TM Sounding Equalization method during normal data transfers to adapt to the time invariant noise of CAT5 channel communication.
  • FFE Feed Forward Equalizer
  • DFE Decision Feedback Equalizer
  • the Com2000TM Adaptive Filter's use a PN training signal to adapt the equalizer during the initialization from which the filter coefficients are determined from the estimations of the channel. This adaptation process is performed on each of the CAT5 channels.
  • the PN code for the training sequence of the Com2000TM is also used to define the signal signature of the sending node for security system implementation.
  • the receiver can receive data.
  • Valid data is on the receiver bus when the Carrier Sense Block ( 347 ) detects the presence of two non-contiguous zeros occurring within any 10-bit boundary of the receiving data stream.
  • the PMA Carrier Detect ( 347 ) process provides repeater clients an indication that a carrier event has been sensed and an indication if it is deemed an error. A carrier event is in error if it does not start with a Start of Stream Delimiter.
  • the carrier detect ( 347 ) performs this function by continuously monitoring the code-bits being delivered by the receiving process and checks for specific patterns that will indicate non-IDLE activity and Start of Stream Delimiter bit patterns.
  • the Carrier Detect ( 347 ) circuitry monitors the amplitude of signals on the twisted pair cable and has a threshold of 700mV peak-to-peak.
  • the Receive Squelch circuitry ( 348 ) is enabled once the carrier-detect determines there is valid bus activity.
  • the received squelch circuitry serves as a signal slicer and noise rejector.
  • the squelch circuit is activated if the input signal amplitude decreases below the carrier detect de-assertion threshold of 400mV peak-to-peak. This prevents a high bit error rate for transmission to the digital and protocol sections of the chip.
  • the Timing Recovery Circuit ( 353 ) for the 100/1000/2000BaseT generates a 125 MHz clock and re-timed data from the equalized signal.
  • the Timing Recovery Circuit ( 353 ) uses an on-chip VCO for rapid acquisition.
  • An external differential PLL loop filter ( 352 ) is connected between received differential pins.
  • the Synthesizer ( 343 ), which includes PLL frequency synthesis and the frequency synchronous divider functions necessary to generate all of the transmit Com2000TM 10/100/1000/2000Base-TX Ethernet clocks utilized in the chip design.
  • the receiving 5B data symbol for the 5B/4B decoder comes from the Serial to Parallel Conversion ( 61 ) function block.
  • the output serial data stream of the Serial Descrambler ( 63 ) is fed into the Parallel Conversion ( 61 ) shift register for conversion.
  • the serial data stream is converted to a 5-bit symbol data stream for the 5B/4B-decoder ( 59 ).
  • the receiving blocks ( 60 , 61 , 62 ) of the Com2000TM 10/100Base-TX Ethernet are implemented using shift registers ( 61 ) and data latches ( 60 , 62 ).
  • the Serial Descrambler ( 63 ) operates opposite the Scrambler ( 45 ). In the Descrambler, the receiver subtracts the Pseudo Random (PN) Noise sequence of the Scrambler in order to recover the transmitted data. For 1000/2000BaseT, the data stream is fed into the SPAM-5 Demodulator ( 74 ) for quinary data recovery.
  • PN Pseudo Random
  • the Com2000TM GPHY4 Security system provides Network Data Security that makes authorized access easy while prohibiting unauthorized intruders from accessing your host or server.
  • the Com2000TM GPHY4 Security system addresses and resolves this and other security issues.
  • the system's sophisticated algorithm provides the deterrence required for thwarting forged message attacks and tenninal modification attacks.
  • the GPHY4 Ethernct Security system delivers Gigabit secured data communication over standard 8-wire Unshielded Twisted Pair (UTP) CAT5 cable through the use of the Com2000TM security system.
  • the GPHY4 Security system is implemented at the media and Physical Interface to deliver a bandwidth efficient Security scheme to support Secured Multi-Gigabit signaling over existing and new CAT5 cabling. This is done through the utilization of a combination of Precision Frequency and Phase Cell Control Techniques, Station ID Code Multiple Access, and Security Algorithms to deliver scalable and robust Secured networks from 100Mbps to 2000Mbps data rate of Ethernet data over UTP Category 5 cable.
  • the Com2000TM security system also provides backwards compatibility with the current Ethernet (802.3) communication channels to the SEC requirements at a data rate over the allowable bandwidth of the current CAT5 infrastructure.
  • the Com2000TM security system provides multi-layers of security for denying access to unauthorized users.
  • the primary security feature the Electronic Deterrence Network Address or E-DNA
  • E-DNA brings system security to a physical level that makes it near impossible to duplicate.
  • This E-DNA feature combined with the multi-level access algorithms that enables a network security system that ensures continued network integrity and offers the highest levels of data protection.
  • the Com2000TM Security System is part of the complete Com2000TM system and therefore the security provided directly compliments the Gigabit and Wireless communication capabilities. This ensures maximum data throughput while utilizing superior security features down to the physical communication layer, whether it is wireless or wireline. Further details of the security system are provided below.
  • the Com2000TM GPHY4 contains an Adaptive Filter that has a unique method of using a Pseudorandom Noise (PN) training signal to adapt the equalizer during the initialization of the system from which the filter coefficients are determined from the channel signal estimations. This adaptation process is performed on each of the CAT5 channels ( 4 ).
  • the PN code or Station ID code for the training sequence of the Com2000TM is used to define the signal signature of the sending node for security system implementation.
  • PN Pseudo Random Noise
  • the security PN sequence is available when the Com2000TM communication channels are sending and listening to and from external nodes. Each channel performs a signal search in two-dimensional space, frequency and phase, for the received data signal. The channels perform a frequency search and then phase-lock to the received preamble PN sequence of the signal. The received signal offsets from the local reference are determined and compared with the expected frequency and phase cell of the sending node. This establishes a node specific electronic signature that is utilized for network security, E-DNA. This E-DNA frequency/phaser cell data is unique for each network node. For the sending data signal, the transmit reference carrier is phase locked to the local reference signal source and the encoded data is superimposed on the carrier for sending the data out on to the selected communication channel.
  • the Com2000TM Transceiver System extracts the station identification information (PN sequence preamble) from the data received from each station node and determines if the station is a proper group member. If the incorrect PN preamble is received, the LAN/WAN transceiver will keep attempting to extract the PN preamble from the data until the expected station preamble is received. When the correct station preamble is received the system transitions into the next mode. If a time out occurs, the system determines the source of the improper station preamble and generates a “security alert” report. This report will contain all available data regarding the time delta, frequency and phase information and the distance from the targeted node in order to provide the system administrator information for tracking and securing the intruder.
  • PN sequence preamble station identification information
  • the Full duplex transfer technique is used for point-to-point phase and frequency transfer to obtain the highest precision and accuracy.
  • Both the Slave and Master receive and transmit timing and frequency information through the communication channel protocol employing appropriate coding signals for Category 5 UTP infrastructure and pseudo noise (PN) coded signals for security.
  • PN pseudo noise
  • the key to determining the security and channel performance coefficients of the Com2000TM 10/100/1000/2000Base-T signaling is generalized by code ID auto-correlation performance. Any Com2000TM transceiver must, in effect, perform an auto-correlation operation if it is to extract the signal clock and recover the data.
  • the received signals are modulated by 2 separate PN codes, PN(I,t), PN(J,t).
  • PN(I,t) 2 separate PN codes
  • PN(J,t) 2 separate PN codes
  • the Com2000TM coherent auto-correlation operation delivers optimum equalizer coefficients where the coherent carrier (Com2000TM Frequency Transfer Technology) of the CAT5 125 Mbaud rate is multiplied by a phase synchronized replica of the desired code (PN(I,t)).
  • the output of the multiplier is then integrated for some time T seconds to produce the “correlation” output.
  • the correlation output level will be checked against the predetermined threshold level. If the output equals or exceeds the correlation threshold level and if T is equal to or a multiple of the period of the 125 Mbaud square waveform or approaches infinity, the correlation output is the true correlation and we have achieve the valid authentication. Otherwise, it will be a partial correlation function, which will cause a security alert to be generated. This is done for every data frame.
  • an absolute (traceable to NIST) or relative time and frequency PN reference source to determine the node level time and frequency offsets
  • other communication receivers such as LAN and POTS communication receivers, can capitalize on the absolute reference resource and improve the communication security.
  • the absolute time reference source enhances the time related encryption and decryption data transfer algorithms and security algorithms that take into account the precision time and its synchronization nature of the signals, and also the more intelligent security algorithms that take advantage of the physical communication time line.
  • the combined Com2000TM PHY, MAC and software provides a simple DES algorithm with a time variant key in order to provide sufficient protection from Message-modification attacks.
  • Three additional algorithms provide sufficient protection from terminal-modification attacks.
  • the system's first algorithm is the Time Division Password Access algorithm or TDPA
  • the second algorithm is the Connection Awareness Algorithm or CAA
  • the third access algorithm is the Carrier Signal Offset Algorithm or CSOA.
  • the system's first algorithm is the Time Division Password Access algorithm or TDPA. It handles the connection integrity at the time when the connection is initially established. This constitutes the first pass of the connection-filtering algorithm. It utilizes the onboard synchronized clocks of the client/server & peer stations and user ID and password memory that enables the user to program a separate password for access validation.
  • TDPA Time Division Password Access algorithm
  • the system's second algorithm is the Connection Awareness Algorithm or CAA.
  • CAA Connection Awareness Algorithm
  • the algorithm handles connection integrity after the TDPA is validated. This is the second pass of the connection-filtering algorithm. It utilizes the onboard relative time offset and phase offset determination system of the Com2000TM synchronized network to determine whether the network connection IP location and time offset are within an acceptable range.
  • the system's third algorithm is the Carrier Signal Offset Algorithm or CSOA. It handles the connection integrity after the CAA is verified. This is the third pass of the connection-filtering algorithm. It utilizes the onboard precision frequency reference of the Com2000TM system to determine whether the network stations are within the frequency offset tolerance. This offset is the criteria of connection integrity checks.
  • the Secured Internet & Intranet system software is comprised of a secured application server and client which can be an Internet or Intranet web browser and an agent which mediates the communications.
  • the Security Software provides the enabling secured communication scheme for systems that are synchronized to each other.
  • the software which also uses the synchronous nature in frequency and time of the Com2000TM TM communication system at the macro level, orchestrates the simple yet sophisticated methods of securing the connections on both terminal and message validation levels.
  • the system further exercises the simple software Network DES (Decryption & Encryption Standard) algorithm with a dynamic encryption key identification, Time Division Password Access algorithm and Connection Awareness Algorithm for determining the integrity of the data and connection respectively.
  • DES Decryption & Encryption Standard
  • the system utilizes the DES algorithm to provide sufficient protection from message-modification attacks of data integrity validation and terminal-modification attacks of connection integrity validations.
  • the Com2000TM system can determine the propagation delay for each of the nodes with respect to the virtual wireless switching hub by using the ensemble clock synchronization of the sending and receiving mobile stations and spread spectrum PN code sequence.
  • the Com2000TM can determine at which time the transmitting stations are activated and when it is time for receipt of the data.
  • the TDPA algorithm capitalizes on this time synchronization feature of the wireless network nodes and provides a secured password scheme that relies on the knowledge of the absolute or relative time between the wireless communication nodes.
  • the software on each node has the default password or table set upon power on. This table can be changed either by a embedded Web Browser Graphical User Interface (GUI) or standard operators station access commands. The contents of the table are correlated with each other in time. The previous password content and its associate relative time in the day or week or month in milliseconds will determine the key identification of the encrypted sending data.
  • the key identification can also be derived from the modulated password indexing pattern of the table,such as staircase, triangle, sawtooth, or clipped triangle patterns.
  • the default pattern is provided upon power on. In the case when the pattern is modified, the pattern selection code will always be sent to the receiving node for every encrypted message and the selected pattern will then be stored in the Non-Volatile RAM to be thenext power up default.
  • the Wireless Security system can operate in as either the client or the server.
  • one of the Com2000TM Systems will be assigned as the Manager or the Server of the network.
  • Each of the Com2000TM systems in the network will establish communication with each other through the transmission of the “Establishing Communication Message” on their unique PN code sequence.
  • the encrypted sending message is continuously sent during this period so all stations can initialize the network configuration map. All of the encryption and decryption schemes, code and tables are exchanged in this initial phase of communications. This is performed every communication period (frame time) upon which the receiver of each station receives the message, receiving time tags, decode key identification pattern and can now determine the encryption key identification base for the receiving time. This is then used to derive the Key ID for decrypting the receiving messages. If the receiving message can not be authenticated, the “Establishing Communication Message” is again requested by the server for the unauthenticated client node.
  • the CSOA algorithm capitalizes on both the time and frequency synchronization feature of the wireless network nodes and provides a secured password scheme that relies on both the knowledge of the absolute and relative time and frequency of the communication nodes.
  • the software for each node has the default password sets or table sets when powered on.
  • the operation of this algorithm is the same as the TPDA with the exception that this algorithm requires that the sending and receiving node's frequency offsets are within a certain threshold value. This threshold value will be used as one of the parameters for the encryption and decryption key ID table.
  • the Com2000TM Wireless security system provides multi-layers of security for denying access to unauthorized users.
  • the primary security feature the Electronic Deterrence Network Address or E-DNA
  • E-DNA brings system security to a physical level that makes it near impossible to duplicate.
  • This E-DNA feature combined with the multi-level access algorithms that enables a network security system that ensures continued network integrity and offers the highest levels of data protection.
  • the Com2000TM Security System is part of the complete Com2000TM system and therefore the security provided directly compliments the Gigabit wireline and 10 Mb/s Wireless communication capabilities. This ensures maximum data throughput while utilizing superior security features down to the physical communication layer, whether it is wireless or wireline.
  • This section describes an application of the present invention that uses time and frequency to provide encryption and decryption methods and network connection algorithms that enable a secured communication means on wireless networks.
  • This application further provides IP management for mobile computing systems and dynamic IP transfer algorithms that uniquely apply to the mobile network communication.
  • the application described present the invention of wireless switch hub via relies on the reduction or elimination of wireless network data collisions through the development and invention of the Time Division Duplex Access (TDDA) and Dynamic Internet Protocol Access (DIPA) algorithms at the node level.
  • TDDA Time Division Duplex Access
  • DIPA Dynamic Internet Protocol Access
  • the TDDA algorithm provides specific time-sliced data sending and receiving periods for each wireless network node. This enables the nodes of the network to have their own dedicated transmit period to ensure network access.
  • the DIPA algorithm operates similar to the Ethernet wireline CSMA/CD collision avoidance method. The DIPA method is utilized in those wireless systems where precision time and frequency parameters are not available.
  • the Wireless System described hereafter utilizes methods that improve wireless data communications, such as wireless information technology (IT) communication electronics and software systems, are relatively complex. Subsystems have to be integrated so that they perform cohesively to implement sophisticated system functions with minimal data transfer errors. In wireless applications, data transfer errors occur due to the level of data collisions and data drop-out caused by peer-to-peer communication that do not dynamically provide access to multiple nodes.
  • these problems are alleviated by providing multiple node access and broadcast capability through a common “virtual switch”.
  • the “virtual switch” provides a high wireless channel data rate of multi-node simultaneous access. As this is a “virtual switch”, any node within a specified network has the capability to perform the switching and broadcast function. This greatly enhances the wireless network throughput and aggregate transmission time.
  • Another problem in wireless networking that is solved by this application involves the network IP connection of the mobile node.
  • the determination of the IP address that will be used as the address for the mobile node and the effects of the propagation window on the maximum transmit time for the data collision detection process are important issues in mobile computing.
  • This application provides a Network Mobile IP that makes mobile node access easy while preventing unauthorized intruders from reaching the host or server.
  • the Network Mobile IP Access functions of the Network & Web IT Server Subsystem of this embodiment utilizes an IP assignment method that dynamically changes the IP as a function of time and relative position of the node from a server. (See FIG. 35).
  • This application also includes embedded security algorithms that prevent message modification attacks and terminal modification attacks on both the mobile node and the server
  • the system's first algorithm is the Time Division Password Access algorithm or TDPA. It handles the connection integrity at the time that connection is requesting to be established. This is the first pass of the connection-filtering algorithm. It utilizes the onboard relative time of the client, server and peer stations as well as password memory that enables the user to program separate passwords for each access validation.
  • the system's second algorithm is the Connection Awareness Algorithm or CAA. This algorithm handles connection integrity at the time which the connection is already established. This is the second pass of the connection-filtering algorithm. It utilizes the onboard relative time offset to determine whether the network connection location and time offset is valid.
  • the system's third algorithm is the Carrier Signal Offset Algorithm or CSOA. It handles the connection integrity at the time for which the connection is already made. This is the third pass of the connection-filtering algorithm. It utilizes the onboard relative frequency reference to determine whether the network stations are within the frequency offset tolerance. This offset will be the criteria for periodic connection integrity checks.
  • the TDPA, CAA and CSOA algorithms provide system security by preventing Terminal-Modification Attacks and eliminating network data encroachment by non-valid users. These security algorithms are embedded within the mobile system and do not require high cost Fast Encryption-Decryption circuitry.
  • the wireless network requires a similar collision avoidance (CSMA/CA) configuration for as the baseband Ethernet system illustrated in (FIG. 7 e ).
  • the stations A,B,C . . . , F are the existing network system nodes.
  • the node C is the Server in the client server environment or Peer in the peer-to-peer communication environment
  • the virtual wireless network Hub is a pure packet wireless data repeater hub
  • the third system node is a new networking station utilzing the Com2000TM Wireless IT Algorithms.
  • the primary goal of the modified CSMA/CA algorithm access method is to minimize or to eliminate the potential for data collision and to provide corrective action if collisions do occur for wireless data communication network system.
  • Com2000TM system can determine the relative propagation delay for each of the nodes with respect to the hub, it can determine which transmitting station can detect the data collision signal first.
  • the time delay ring is the spherical common radius of the networking nodes. Some nodes reside on the outer layer of the ring and some nodes reside on the inner layer of the ring, such as Station A.
  • the Carrier Sense wireless signaling can be sensed by any wireless station to note whether another station is currently transmitting. If a carrier signal is found, the station waiting for free transmission time will continue to monitor the wireless channels. When the current transmission ends, the station will then transmit its data while checking the wireless channel for data collisions. This is done through the detection of the signal equalization noise level at the transceiver front end. Once the collision is detected, the wireless transmitting station will cease transmission of data and initiate transmission of a Jam Pattern.
  • the Jam Pattern ensures that the collision lasts long enough to be detected by all stations on the network. Therefore, transmission of a long Jam Pattern provides a means for inhibiting (Red Light) the network nodes from transmitting any data since it is used as the data collision message.
  • the collision signal (certain signal equalization code level) can also be sent by the Com2000TM system for determining which node is currently using the network for data transmission. This is possible as the sending node's front end, which first senses the collision signal, will stop transmitting data and will send out the Jam pattern. The first signal received by the Com2000TM system will be the next node to transmit data. With capability of permitting and inhibiting data flow, the Com2000TM wireless system behaves as the smart traffic light at an intersection and is able to control the traffic and avoid collisions that happen most often when networking traffic increases.
  • FIGS. 7F and 7G the Network Data Security for the Wireless Network Information Data Communication portion of the Com2000TM System is shown. More specifically, a software flow chart of the Time Division Password Access or TDPA and Carrier Signal Offset or CSOA Algorithms is provided.
  • the TDPA and CSOA algorithms serve to deter the Terminal Connection intrusions of Wireline or Wireless Networking Communications. Both algorithms will also be used to prevent the Terminal-Modification Attacks.
  • the Com2000TM Wireless Secured Networking System determines the propagation delay for each of nodes with respect to the wireless Com2000TM “virtual” hub using the relative clock synchronization of the sending and receiving stations. . This provides details about the time the transmitting stations are activated and when data will be received.
  • the TDPA algorithm ( 7 fl) capitalizes on this relative time synchronization feature of the network nodes and provides a secured password scheme that relies on the knowledge of the relative time between communication nodes.
  • the software on each node has the default password or table set upon power up.
  • the contents of the table are correlated with each other in relative time.
  • the previous table contents and its associated relative time in the day or week or month in milliseconds will determine the key ID of the encrypted sending data ( 7 f 3 ).
  • the key ID can also be derived from the modulated ( 7 f 4 ) password indexing pattern of the table such as a staircase, triangle, sawtooth, or clipped triangle pattern.
  • the default pattern is provided upon power up.
  • the pattern selection code will always be sent to the receiving node for every encrypted message sent ( 7 f 5 ) and the selected pattern will then be stored in the Non-Volatile RAM of the receiving node for next power up default password determination ( 7 f 6 ).
  • Each of the Com2000TM Wireless system nodes can operate as either the client or the server.
  • one of the Com2000TM System will be the Manager or the Server of the network.
  • Each of the Com2000TM system nodes in the network establish initial communication with each other by transmitting out an “Establishing Communication Message” with the unique node specific code sequence.
  • the encrypted message is continuously transmitted during this period so all stations can initialize the network configuration map. All of the encryption and decryption schemes, code and tables are exchanged in this initial phase of communications.
  • the receiver of each station receives the message, tags the receiving time, and decodes key ID pattern. This process is repeated every communication time frame due to the mobile nature of the systems on the network.
  • the derived Key ID is used for decrypting received messages ( 7 f 10 ) from authenticated system nodes. If a received message cannot be authenticated, the “Establishing Communication Message” is again requested by the server from the non-authenticated client node.
  • the CSOA algorithm ( 7 GI) capitalizes on both the relative time and frequency feature of the network nodes and provides a secured password scheme that relies on the knowledge of the relative time and frequency of the communication nodes.
  • the software on each node has the default password set upon power up. This operation is the same as the TDPA with the exception that this algorithm requires the sending and receiving node's frequency offset be within a certain threshold value. This maximum threshold value will be used as one of the parameters for encryption and decryption in the key ID table.
  • FIG. ( 7 e ) As a reference for a wireless networking configuration, the similar CSMA/CD method for a baseband Ethernet system is illustrated in FIG. ( 7 e ).
  • the stations A,B,C . . . , F are the existing networking station nodes.
  • the node C is the Server in the client server environment communication environment
  • the virtual wireless network Hub is a pure packet data wireless repeater hub and a third station is the Com2000TM system.
  • the DIPA method for a passband wireless Ethernet system also can be illustrated in (FIG. 7 e ) as in the wireline configurations.
  • the stations A,B,C . . . , F are the existing networking station nodes.
  • the primary goal of the wireless TDDA algorithm is to eliminate or avoid the potential for wireless data collision.
  • the primary goal of the wireless DIPA algorithm is to provide corrective action if data does collide.
  • the Com2000TM Wireless Networking System can determine the propagation delay for each of nodes with respect to the wireless Com2000TM hub using the relative clock synchronization of the sending and receiving stations in combination with a predetermined code sequence.
  • the Com2000TM wireless hub can determine which station will transmit next based on the TDDA and DIPA algorithmsThis current scheme of wireless communication avoids data collision since the transmitting and receiving stations have the knowledge of the data traffic on the wireless bus.
  • the Dynamic IP Access or DIPA algorithm is illustrated in (FIGS. 7 A 1 , 7 B, 7 C, 7 D).
  • the algorithm begins with the calculation of the initial wireless networking control message ( 7 A 102 ).
  • Each of the Com2000TM systems can operate in as either the client or the server. In a network configuration, one of the Com2000TM Systems will be assigned as the Manager or the Server of the network.
  • Each of the Com2000TM systems in the network will establish communication with each other ( 7 a 103 ) by transmitting an “Establishing Communication Message” with their unique code sequence. This message continuously transmitted during this period so all network stations can initialize their internal network configuration map.
  • the receiver of each station decodes the data ( 7 a 104 ) for relative time and frequency determination of all the transmitting stations ( 7 a 105 ). The stations then determine the relative frequency and time offset values ( 7 a 106 ) for each of the network station.
  • the server node will try to establish a 'Soft IP Handoff'with the next nearest server ( 7 a 110 ). This ensures that mid-stream data transmission is not interrupted as the mobile IP station seamlessly transition over to the new IP servemode.
  • the Soft IP Handoff algorithm is similar to the current digital CDMA cellular phone handoff scheme. The two server stations will track the incoming mobile station's code sequence simultaneously until one of the server stations terminates the tracking when the correlated signal strength drops below a certain carrier to signal noise ratio. This hand-off method will ensure that data dropouts will not occur
  • the network relative time and frequency offset and Propagation Delay maps are updated ( 7 a 112 ).
  • the dynamically allocated transmit and receive time for each of the system nodes that reside in the Connection Awareness Maps are also updated ( 7 a 113 ).
  • the maximum transmission time for each node will be determined ( 7 a 114 ) for dynamically establishing the TCP/IP collision window adjustment range ( 7 a 115 ).
  • the server will calculate the optimal transmit time and receive time ( 7 a 116 ) for each based on the priority level of the transmission data of each type of node (manager, server, “virtual switch”, etc.).
  • the Connection Awareness Maps and its timing related data is broadcast to all of the client nodes during every frame time. This allows the Com2000TM wireless system to provide adaptive bandwidth allocation and communication times for based on the needs of each system node.
  • the extensive wireless transmission node will be allocated large blocks of transmitting time as opposed to the idle nodes that will be allocated minimal bandwidth for data transmission.
  • the adaptive bandwidth cycle is the frame time.
  • the sending node therefore defragment its transmitted message into the appropriate Maximum Transmit Unit (MTU) ( 7 a 117 ).
  • the frame time is a function of how fast the mobile IP client or server can travel in time or how long the optimum MTU transmit time can contain the moving propagation time delay time with respect to the server node.
  • control parameter of the clientevery sending and receiving node will know the adjacent nodes and servers as well as when it is time to transmit and time to receive., This information can be used with an overlay of the other parameter maps to provide the server or the user with the capability of networking or information technology situation awareness.
  • the communications and security algorithms can now be used to enable a distributed computing model software algorithm that will be used for Wireless Remote Computing and Data Delivery.
  • the Com2000TM Wireless Common Web Information Environment (WOE) is a distributed software operating environment. It is the “middleware” between the Com2000TM System and the host. As illustrated in FIG. 1 e , the host can either be a Client (Tier 1 ) 82 , an application server (Tier 2 ) 84 , a Database Server (Tier 3 ) 83 or the General Purpose Data acquisition system 81 .
  • the WOE is built around the Com2000TM System Operating Environment (OE) software and is used to allow the IT technology software to be integrated very easily into the environment and transition easily into the Com2000TM information technology applications.
  • OE System Operating Environment
  • the WOE also accommodates interfaces from a variety of hand-held PC Bus platforms, software environments, and other application software on multi-vendor platforms.
  • the WOE must be compatible with several commercial communication standards.
  • the WOE is a virtual Wireless Web Operating Environment layer which can resides on any of the Operating Systems. It operates as a multiprocessing version of an OS kernel. It extends many OS calls to operate seamlessly across multiple processing nodes as illustrated in FIG. 6.
  • the WOE is designed so that tasks that form applications can reside on several processors and platform nodes and still exchange data, communicate, and synchronize as if they are running on a single computer.
  • the WOE When the WOE receives a system call whose target object ID indicates that the object does not resides on the node from which the call is made, the WOE will process the system call as a Remote Service Call (RSC).
  • RSC Remote Service Call
  • an RSC involves two nodes. The source node is the node from which the system call is made. The destination node is the node on which the object of the system call resides. To complete an RSC, the WOE on both source and destination nodes must carry out a sequence of well-coordinated actions and exchange a number of inter-node packets. Object ID creation and deletion calls are supported.
  • the WOE's distributed and remote computing functions comprised of Tier 1 Web interface 372 , Online Database Server/Agent 374 , Application Server/Agent 373 and Remote Computing Agent 371 .
  • the Tier 1 interface or Embedded HTTP Server/Agent 372 handles the WEB Page interface and updates the display parameters.
  • the Online Database Server/Agent 374 handles the interface with external and online database systems.
  • the agent of Application Target System ( 84 ) allows the server of Web GUI and Application's executable to be downloaded and uploaded to and from the Application Target System 84 . This is merely the interface conduit between the sender (Client) and the receiver (Application Server).
  • Tier 2 interface or Application Server/Agent 373 handles the interface of the Application Target System's Operating system for spawning and terminating a client task requests.
  • Tier 3 interface or Online Database Server/Agent 374 handles the interface of Remote Database system for up and downloading the results of the remote executions or the distributed running tasks.
  • the Network & Web Server/Client Subsystem is also responsible for handling the Wireless Network Information Data Communication portion of the Com2000TM System. Please refer to the summary of the invention and software flow chart of the Dynamic IP Access or DIPA Algorithm in FIGS. 7 A 0 , 7 A 1 , 7 B, 7 C and 7 E for further details.
  • Each level of the three tier computing model are interfaced with each other by the Com2000TM System, which acts as an agent.
  • the clients are low-powered desktop computers, which are simply used to display information to the user and to return user feedback to the application server system.
  • the application server system is a combination of a powerful remote computing system and Com2000TM system that are executing core algorithms of the application through a Com2000TM agent.
  • the system is simply a low-powered handheld embedded communicator/computer.
  • the Client, Application, and Data Base agents all reside in the Com2000TM System software.
  • the wireless system's agent is comprised of Online Database Server/Agent, embedded HTTP Server/Agent and Application Server/Agent.
  • the application agent allows the executable file to be uploaded or downloaded to or from the application server. It is part of Com2000TM ITSync system software and is behaved as the interface conduit between the internet & intranet client and the application server.
  • the Remote Computing Agent for Com2000TM ITSync has two functions: one for the client and one for the server host and it is transparent to the user. All phases of operation for Client and Server Remote Computing Agent software will be activated when the Com2000TM ITSync system is housed inside a either client or Server communicator or computers.
  • the wireless Serveri Remotc Computing Agent portion of the software will be activated when the Com2000TM system is housed inside the wireless application server.
  • the agent software has three phases of operation. The first phase is the Client/Remote Computing Agent Communication and Data transferring phase, the second phase of operation is the Application Server/Host Data transferring phase and the last phase is the Application Server/Host execution phase. Each of these phases of operation will only be activated when the Com2000TM system is housed inside a server.
  • the Client/Remote Computing Agent of Com2000TM system interfaces with the Client computers for sending data and executable files over the wireless internet or intranet. This means that the Com2000TM system allows a Client computer to interface with the remote Host Server file system for downloading the client's executable image file to and from the host.
  • the Server agent software of Com2000TM system will interface with the Client agent through the client or user's web page requests.
  • the server agent then transfers the specified executable results to the Client's computer from the internal Com2000TM Online Database Subsystem across the wireless internet or intranet for status display web pages.
  • the Server/Remote Computing Agent functions are exercised, which allows the interface to the Com2000TM Data Base Subsystem application server file system, the system agent has the capability to interface to the application server operating system for spawning and terminating a client delivered executable task.
  • a Mobile Internet and Intranet Wireless Network and Data Communication System is utilizes a relative time and position determination system, a wireless networking communication system, an IP Server Map and a Mobile IP Command and Control System. It is a system that uses a three-tier client server connection model. The system uses the time and positioning data to handle the P Server Soft Handoff. (See FIG. 1B).
  • the wireless Web browser is the platform for lightweight hypertext-based user interface client (Tier 1 ) which correlates server maps with client's relative time and position and communicates with the network IP server (Tier 2 ). This is done through the network IP connection requests that is handled by an agent software of Com2000TM ISync system.
  • the Database server agent software of the Com2000TM interface with the Host Database Server (Tier 3 is used for updating the network IP server with pertinent connection data.
US09/127,383 1997-07-31 1998-07-31 Means and method for a synchronous network communications system Expired - Fee Related US6377640B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US09/127,383 US6377640B2 (en) 1997-07-31 1998-07-31 Means and method for a synchronous network communications system
US09/417,528 US6553085B1 (en) 1997-07-31 1999-10-13 Means and method for increasing performance of interference-suppression based receivers
US09/847,097 US6904110B2 (en) 1997-07-31 2001-05-01 Channel equalization system and method
US09/970,628 US20030086515A1 (en) 1997-07-31 2001-10-03 Channel adaptive equalization precoding system and method
US10/096,890 US20020181633A1 (en) 1997-07-31 2002-03-11 Means and method for a synchronous network communications system
US11/064,600 US20050186933A1 (en) 1997-07-31 2005-02-23 Channel equalization system and method

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US5441597P 1997-07-31 1997-07-31
US5440697P 1997-07-31 1997-07-31
US8560598P 1998-05-15 1998-05-15
US8952698P 1998-06-15 1998-06-15
US09/127,383 US6377640B2 (en) 1997-07-31 1998-07-31 Means and method for a synchronous network communications system

Related Child Applications (5)

Application Number Title Priority Date Filing Date
US09/417,528 Continuation-In-Part US6553085B1 (en) 1997-07-31 1999-10-13 Means and method for increasing performance of interference-suppression based receivers
US44400799A Continuation-In-Part 1997-07-31 1999-11-19
US55039500A Continuation-In-Part 1997-07-31 2000-04-14
US09/847,097 Continuation-In-Part US6904110B2 (en) 1997-07-31 2001-05-01 Channel equalization system and method
US10/096,890 Continuation US20020181633A1 (en) 1997-07-31 2002-03-11 Means and method for a synchronous network communications system

Publications (2)

Publication Number Publication Date
US20010038674A1 true US20010038674A1 (en) 2001-11-08
US6377640B2 US6377640B2 (en) 2002-04-23

Family

ID=27489634

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/127,383 Expired - Fee Related US6377640B2 (en) 1997-07-31 1998-07-31 Means and method for a synchronous network communications system
US10/096,890 Abandoned US20020181633A1 (en) 1997-07-31 2002-03-11 Means and method for a synchronous network communications system

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/096,890 Abandoned US20020181633A1 (en) 1997-07-31 2002-03-11 Means and method for a synchronous network communications system

Country Status (6)

Country Link
US (2) US6377640B2 (US20010038674A1-20011108-M00001.png)
EP (1) EP1021884A2 (US20010038674A1-20011108-M00001.png)
AU (1) AU8684098A (US20010038674A1-20011108-M00001.png)
CA (1) CA2302466A1 (US20010038674A1-20011108-M00001.png)
IL (1) IL134287A0 (US20010038674A1-20011108-M00001.png)
WO (1) WO1999007077A2 (US20010038674A1-20011108-M00001.png)

Cited By (122)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020052707A1 (en) * 2000-02-16 2002-05-02 Peter Fuhrmann Communications network having a time-controlled communication protocol
US20020064184A1 (en) * 1999-05-28 2002-05-30 Toshiaki Kinoshita SDH transmission apparatus and frame timing re-clocking method for SDH transmission apparatus
US20020101824A1 (en) * 2000-03-28 2002-08-01 Ziedman Robert M. System and method for connecting a logic circuit simulation to a network
US20020122398A1 (en) * 1997-09-16 2002-09-05 Yu-Cheun Jou Method and apparatus for transmitting and receiving high speed data in a CDMA communication system using multiple carriers
US20030237038A1 (en) * 2002-06-25 2003-12-25 Cole Robert M. System and method for forward error correction
US6687638B2 (en) * 2001-08-10 2004-02-03 General Hills, Inc. Inspection equipment integrity enhancement system
US20040038686A1 (en) * 2001-04-05 2004-02-26 Theodore Buot Allocation period determination for packet data
US20040037325A1 (en) * 2000-06-28 2004-02-26 Hans-Jurgen Busch Method and device for time-synchronized relaying of signals
US20040158353A1 (en) * 2000-05-30 2004-08-12 Poterek Michael G. Inspection equipment integrity enhancement system
US20040252678A1 (en) * 1999-02-12 2004-12-16 Broadcom Corporation Cable modem system with sample and packet synchronization
EP1489776A2 (en) * 2003-06-18 2004-12-22 Samsung Electronics Co., Ltd. Method and apparatus for generating preamble using chaotic sequence
US20050018777A1 (en) * 2003-01-28 2005-01-27 Kameran Azadet Method and apparatus for reducing noise in an unbalanced channel using common mode component
US20050036479A1 (en) * 2003-06-18 2005-02-17 Samsung Electronics Co., Ltd. Method and apparatus for generating preamble using chaotic sequence
US6859508B1 (en) * 2000-09-28 2005-02-22 Nec Electronics America, Inc. Four dimensional equalizer and far-end cross talk canceler in Gigabit Ethernet signals
US6859825B1 (en) * 1999-12-29 2005-02-22 Advanced Micro Devices, Inc. System and method enabling configuration of physical layer devices and corresponding link partners for communicating network data via a configuration source or auto-negotiation
US6888826B1 (en) * 2001-06-06 2005-05-03 Applied Micro Circuits Corporation Pointer generator design that provides multiple outputs that can be synchronized to different clocks
US20050123058A1 (en) * 1999-04-27 2005-06-09 Greenbaum Gary S. System and method for generating multiple synchronized encoded representations of media data
US20050201282A1 (en) * 2002-08-28 2005-09-15 Howard Michael L. Optimization of subnetwork bandwidth based on desired subscription rates
US20050201456A1 (en) * 2001-12-06 2005-09-15 Ismail Lakkis Systems and methods for equalization of received signals in a wireless communication network
US20060092906A1 (en) * 2002-07-12 2006-05-04 Toni Paila Annnouncing information service through broadcasting or multicasting
US7068609B2 (en) 2000-08-09 2006-06-27 Broadcom Corporation Method and apparatus for performing wire speed auto-negotiation
US20060182170A1 (en) * 2005-02-14 2006-08-17 Advantest Corporation Jitter measurement apparatus, jitter measurement method, test apparatus and electronic device
US20060280182A1 (en) * 2005-04-22 2006-12-14 National Ict Australia Limited Method for transporting digital media
US20070010210A1 (en) * 2005-07-08 2007-01-11 Rajendra Singh Method and system for mitigating co-channel interference
WO2007011130A1 (en) * 2005-07-15 2007-01-25 Samsung Electronics Co., Ltd. Time synchronizing method and apparatus based on time stamp
US20070025481A1 (en) * 2005-07-15 2007-02-01 Samsung Electronics Co., Ltd. Time synchronizing method and apparatus based on time stamp
US20070036353A1 (en) * 2005-05-31 2007-02-15 Interdigital Technology Corporation Authentication and encryption methods using shared secret randomness in a joint channel
US20070041483A1 (en) * 2001-01-24 2007-02-22 Matsushita Electric Industrial Co., Ltd. Clock recovery circuit
US20070058808A1 (en) * 2005-09-12 2007-03-15 Interdigital Technology Corporation Method and system for deriving an encryption key using joint randomness not shared by others
US20070121679A1 (en) * 2005-11-30 2007-05-31 Strutt Guenael J Method and system for improving time of arrival (TOA) measurements in a wirless communication network
WO2007081657A2 (en) * 2006-01-03 2007-07-19 Telcom Ventures Llc Use of timing and synchronization of an orthogonal frequency division multiplex in combined satellite-terrestrial network
US20070177729A1 (en) * 2005-01-27 2007-08-02 Interdigital Technology Corporation Generation of perfectly secret keys in wireless communication networks
WO2007102981A2 (en) * 2006-03-06 2007-09-13 Advanced Micro Devices, Inc. Asymmetric control of high-speed bidirectional signaling
US20070211794A1 (en) * 2006-03-13 2007-09-13 Teranetics, Inc. Tranceiver non-linearity cancellation
US20070248122A1 (en) * 2006-04-19 2007-10-25 Bruce Hamilton Methods and systems relating to distributed time markers
US20070248118A1 (en) * 2006-04-19 2007-10-25 Nafea Bishara Adaptive Speed Control for MAC-PHY Interfaces
US20070258378A1 (en) * 2006-05-05 2007-11-08 Bruce Hamilton Methods and systems relating to distributed time markers
US20070286319A1 (en) * 2006-06-08 2007-12-13 Antony Cleitus Bidirectional communication system and calibrator
US20080001625A1 (en) * 2006-05-12 2008-01-03 Texas Instruments, Incorporated Bidirectional data repeater switch
WO2008054694A1 (en) * 2006-10-31 2008-05-08 Advanced Micro Devices, Inc. Memory system including a high-speed serial buffer
US7406118B2 (en) * 2003-09-11 2008-07-29 Xilinx, Inc. Programmable logic device including programmable multi-gigabit transceivers
WO2008115860A1 (en) * 2007-03-19 2008-09-25 Teranetics, Inc. Selection of filter coefficients for tranceiver non-linearity signal cancellation
US20080242330A1 (en) * 2007-03-27 2008-10-02 Rajendra Singh Method and system of distributing transmissions in a wireless data transmission system
US20080242238A1 (en) * 2007-03-27 2008-10-02 Telcom Ventures Llc Method and system for improving the spectral efficiency of a data communication link
US20080279320A1 (en) * 2003-05-21 2008-11-13 Atmel Corporation Bi-directional single wire interface
US20080291256A1 (en) * 2004-01-21 2008-11-27 Silverbrook Research Pty Ltd Printer with a data capture device to identify a print sample
US20090059797A1 (en) * 2007-08-31 2009-03-05 Northcutt J Duane Ensuring physical locality of entities sharing data
US20090080459A1 (en) * 2007-04-04 2009-03-26 Ozdal Barkan Long-reach ethernet for 1000BASE-T and 10GBASE-T
WO2009126187A1 (en) * 2008-04-09 2009-10-15 Conexant Systems, Inc. Cooperative mimo for alien noise cancellation (comac) for upstream vdsl systems
US20090268708A1 (en) * 2005-12-23 2009-10-29 Nxp B.V. Flow control mechanisms on synchronous serial tdma bus
US20090274149A1 (en) * 2006-05-17 2009-11-05 Audinate Pty Limited Redundant Media Packet Streams
US20090279934A1 (en) * 2004-01-21 2009-11-12 Silverbrook Research Pty Ltd Media Cartridge Having Drive Roller
US20090311026A1 (en) * 2004-01-21 2009-12-17 Silverbrook Research Pty Ltd Method of Printing Onto Web Media
US20100020909A1 (en) * 2008-07-24 2010-01-28 Jung Hong-Kyu Synchronizing apparatus and method in packet network
US7746830B2 (en) 1998-06-01 2010-06-29 Interdigital Technology Corporation System and method for maintaining wireless channels over a reverse link of a CDMA wireless communication system
US7773566B2 (en) 1998-06-01 2010-08-10 Tantivy Communications, Inc. System and method for maintaining timing of synchronization messages over a reverse link of a CDMA wireless communication system
US20100220161A1 (en) * 2004-01-21 2010-09-02 Silverbrook Research Pty Ltd Modular Ink Delivery Assembly
US7817444B2 (en) 2006-11-30 2010-10-19 Adc Gmbh Detachable cable manager
US20100290551A1 (en) * 1999-10-20 2010-11-18 Agazzi Oscar E Method, apparatus and system for high-speed transmission on fiber optic channel
DE102009032300A1 (de) * 2009-07-09 2011-01-13 Hochschule RheinMain RheinMain University of Applied Sciences Wiesbaden Rüsselsheim Geisenheim Serielles Multi-Clock Interface System
US20110013705A1 (en) * 2009-07-16 2011-01-20 Hung-Ming Lin Transmitting device
US20110051819A1 (en) * 2009-08-26 2011-03-03 Sheng Lin System and method for transmitter electromagnetic interference (emi) reduction
US7929596B2 (en) 2001-12-06 2011-04-19 Pulse-Link, Inc. Ultra-wideband communication apparatus and methods
US7936728B2 (en) * 1997-12-17 2011-05-03 Tantivy Communications, Inc. System and method for maintaining timing of synchronization messages over a reverse link of a CDMA wireless communication system
US20110125479A1 (en) * 2000-03-28 2011-05-26 Robert Marc Zeidman Use of hardware peripheral devices with software simulations
US20110194630A1 (en) * 2010-02-10 2011-08-11 Yang Hua-Lung Systems and methods for reporting radio link failure
US8045935B2 (en) 2001-12-06 2011-10-25 Pulse-Link, Inc. High data rate transmitter and receiver
US8054865B1 (en) * 2005-05-16 2011-11-08 Frost Edward G Methods and apparatus for masking and securing communications transmissions
US8134980B2 (en) 1998-06-01 2012-03-13 Ipr Licensing, Inc. Transmittal of heartbeat signal at a lower level than heartbeat request
US8155096B1 (en) 2000-12-01 2012-04-10 Ipr Licensing Inc. Antenna control system and method
US8171152B2 (en) 2007-05-11 2012-05-01 Audinate Pty Limited Systems, methods and computer-readable media for configuring receiver latency
US8175120B2 (en) 2000-02-07 2012-05-08 Ipr Licensing, Inc. Minimal maintenance link to support synchronization
US8274954B2 (en) 2001-02-01 2012-09-25 Ipr Licensing, Inc. Alternate channel for carrying selected message types
US20130003756A1 (en) * 2011-06-30 2013-01-03 Mitchell Timothy M Methods and system for increasing data transmission rates across a three-phase power system
US20130039220A1 (en) * 2009-12-17 2013-02-14 Stefano Ruffini Configuration of synchronisation network having synchronization trails for time sync and frequency sync
US8638877B2 (en) 2001-02-01 2014-01-28 Intel Corporation Methods, apparatuses and systems for selective transmission of traffic data using orthogonal sequences
US8737573B2 (en) 2011-05-09 2014-05-27 Intelligent Decisions, Inc. Systems, methods, and devices for testing communication lines
CN104184508A (zh) * 2013-05-24 2014-12-03 财团法人交大思源基金会 应用于多输入多输出通信系统的双向中继传输的装置及方法
US9014118B2 (en) 2001-06-13 2015-04-21 Intel Corporation Signaling for wireless communications
US9042400B2 (en) 1997-12-17 2015-05-26 Intel Corporation Multi-detection of heartbeat to reduce error probability
US9130746B1 (en) 2011-01-27 2015-09-08 Marvell International Ltd. Single pair PHY with auto-negotiation
US20160018443A1 (en) * 2014-07-21 2016-01-21 Tektronix, Inc. Method for determining a correlated waveform on a real time oscilloscope
US20160094256A1 (en) * 2014-09-30 2016-03-31 Stmicroelectronics S.R.L. System for the correction of the phase error of two in-phase and quadrature signals, corresponding device and method
US20160308742A1 (en) * 2015-04-15 2016-10-20 Cisco Technology, Inc. Ethernet Data Rate Selection Based on Cable Parameters
US9497103B2 (en) 2008-02-29 2016-11-15 Audinate Pty Limited Isochronous local media network for performing discovery
US9525923B2 (en) 1997-12-17 2016-12-20 Intel Corporation Multi-detection of heartbeat to reduce error probability
US20160380791A1 (en) * 2015-06-25 2016-12-29 Intel Corporation Interference estimation
US9565646B1 (en) 2014-06-25 2017-02-07 Sprint Communications Company L.P. Detection of base station synchronization failure
US9591498B1 (en) * 2014-06-25 2017-03-07 Sprint Communications Company L.P. Detection of base station synchronization failure
US20180006709A1 (en) * 2015-01-14 2018-01-04 Novelsat Ltd. Echo cancellation with transmitter-side pre-filtering
US9887880B1 (en) 2014-01-06 2018-02-06 Marvell International Ltd Auto-negotiation over a single twisted wire pair
US9918163B1 (en) * 2015-06-29 2018-03-13 Amazon Technologies, Inc. Asynchronous clock frequency domain acoustic echo canceller
US9964585B1 (en) * 2015-11-13 2018-05-08 Anritsu Company Exact phase synchronization of a remote receiver with a measurement instrument
US10003453B1 (en) 2015-11-13 2018-06-19 Anritsu Company Phase synchronization of measuring instruments using free space transmission
CN108291951A (zh) * 2015-12-14 2018-07-17 斯梅奥公司 利用至少三个信号接收站的系统和方法
US10135518B2 (en) 2012-11-15 2018-11-20 Novelsat Ltd. Echo cancellation in communication transceivers
US20190028262A1 (en) * 2016-04-29 2019-01-24 Megachips Technology America Corporation Data transmission system
US10218360B2 (en) * 2016-08-02 2019-02-26 Altera Corporation Dynamic clock-data phase alignment in a source synchronous interface circuit
US10230353B2 (en) 2017-03-03 2019-03-12 Apsidon, Inc. Nonlinear signal filtering
US10236958B2 (en) * 2016-03-21 2019-03-19 University Of Science And Technology Of China Method for signal transmission to multiple user equipments utilizing reciprocity of wireless channel
US20190146169A1 (en) * 2017-11-13 2019-05-16 Ortronics, Inc. Hybridized Cable Assembly
CN110024328A (zh) * 2016-10-30 2019-07-16 张惠明 一种具有控制平面网络的通信网络
US10462153B2 (en) * 2016-05-18 2019-10-29 Innogy Innovation Gmbh Peer-to-peer network and node of a peer-to-peer network
US10588089B1 (en) * 2018-09-21 2020-03-10 Qualcomm Incorporated Mitigation of calibration errors
US10650621B1 (en) 2016-09-13 2020-05-12 Iocurrents, Inc. Interfacing with a vehicular controller area network
US10700733B2 (en) 2013-12-05 2020-06-30 Skyline Partners Technology Llc Advanced backhaul services
US10708918B2 (en) 2011-08-17 2020-07-07 Skyline Partners Technology Llc Electronic alignment using signature emissions for backhaul radios
US10716111B2 (en) * 2011-08-17 2020-07-14 Skyline Partners Technology Llc Backhaul radio with adaptive beamforming and sample alignment
US10720969B2 (en) 2011-08-17 2020-07-21 Skyline Partners Technology Llc Radio with spatially-offset directional antenna sub-arrays
US10735979B2 (en) 2011-08-17 2020-08-04 Skyline Partners Technology Llc Self organizing backhaul radio
US20200336439A1 (en) * 2019-04-19 2020-10-22 Marvell Asia Pte, Ltd. Control of ethernet link-partner gpio using oam
US10932267B2 (en) 2012-04-16 2021-02-23 Skyline Partners Technology Llc Hybrid band radio with multiple antenna arrays
WO2021183091A1 (en) 2020-03-13 2021-09-16 Tsaruk Oleksandr Vasylyovych Method of quick connection of pstn modems and pstn modem with fast connection according to such method
US11134491B2 (en) 2011-08-17 2021-09-28 Skyline Partners Technology Llc Radio with antenna array and multiple RF bands
US20210351961A1 (en) * 2020-05-08 2021-11-11 Nxp B.V. Channel equalizer and corresponding operating method
US11283192B2 (en) 2011-08-17 2022-03-22 Skyline Partners Technology Llc Aperture-fed, stacked-patch antenna assembly
US11283557B2 (en) * 2017-04-28 2022-03-22 Panasonic Intellectual Property Corporation Of America Measurement apparatus and measurement method
US11290148B2 (en) * 2020-02-20 2022-03-29 Realtek Semiconductor Corporation Operation method and receiver device
US11323435B2 (en) 2019-05-08 2022-05-03 The Boeing Company Method and apparatus for advanced security systems over a power line connection
CN114499698A (zh) * 2020-11-09 2022-05-13 莱克电气股份有限公司 一种同步信号处理方法、装置、设备及存储介质
US20220271877A1 (en) * 2021-02-25 2022-08-25 Marvell Asia Pte Ltd Measuring reception quality of a differential Manchester encoded signal
WO2023283300A1 (en) * 2021-07-07 2023-01-12 Sri International Precision two-way time transfer over meteorburst communications channels

Families Citing this family (284)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6904110B2 (en) * 1997-07-31 2005-06-07 Francois Trans Channel equalization system and method
DE69806812T2 (de) * 1997-12-19 2003-03-13 Unilever Nv Olivenöl enthaltende nahrungsmittelzusammensetzung
US6363129B1 (en) * 1998-11-09 2002-03-26 Broadcom Corporation Timing recovery system for a multi-pair gigabit transceiver
US6807228B2 (en) 1998-11-13 2004-10-19 Broadcom Corporation Dynamic regulation of power consumption of a high-speed communication system
US6928106B1 (en) 1998-08-28 2005-08-09 Broadcom Corporation Phy control module for a multi-pair gigabit transceiver
SE513517C2 (sv) * 1998-09-10 2000-09-25 Net Insight Ab Förfaranden för ändring av bandbredden på en isokron kanal i ett kretskopplat nät
US6618385B1 (en) * 1998-09-23 2003-09-09 Cirrus Logic, Inc. High performance, high bandwidth, and adaptive local area network communications
US6721379B1 (en) * 1998-09-25 2004-04-13 International Business Machines Corporation DAC/Driver waveform generator with phase lock rise time control
US6418494B1 (en) * 1998-10-30 2002-07-09 Cybex Computer Products Corporation Split computer architecture to separate user and processor while retaining original user interface
WO2000035133A1 (en) * 1998-12-08 2000-06-15 Globespan Inc. Alternative configurations for an adsl system operating in a time duplex noise environment
GB2346776B (en) * 1999-02-13 2001-09-12 Motorola Ltd Synchronisation lock detector and method
US6625176B1 (en) * 1999-04-12 2003-09-23 International Business Machines Corporation Method and apparatus for adjustment of time delays in synchronous clocked bus systems
US6823483B1 (en) * 1999-04-22 2004-11-23 Broadcom Corporation Physical coding sublayer for a multi-pair gigabit transceiver
ATE368344T1 (de) * 1999-04-22 2007-08-15 Broadcom Corp Gigabit-ethernt mit zeitverschiebungen zwischen verdrillten leitungspaaren
AU4490600A (en) * 1999-04-22 2000-11-10 Broadcom Corporation Phy control module for a multi-pair gigabit transceiver
FI107676B (fi) * 1999-06-21 2001-09-14 Nokia Mobile Phones Ltd Menetelmä ja järjestely tietyn signaalinkäsittelymetodin käyttämiseksi informaation välittämiseen
GB2351421B (en) * 1999-06-22 2001-05-16 3Com Corp Link technology detection in multiple speed physical links
US6839393B1 (en) * 1999-07-14 2005-01-04 Rambus Inc. Apparatus and method for controlling a master/slave system via master device synchronization
US6464628B1 (en) * 1999-08-12 2002-10-15 Obtech Medical Ag Mechanical anal incontinence
US6471635B1 (en) * 2000-02-10 2002-10-29 Obtech Medical Ag Anal incontinence disease treatment with controlled wireless energy supply
US6321282B1 (en) * 1999-10-19 2001-11-20 Rambus Inc. Apparatus and method for topography dependent signaling
US6718417B1 (en) 1999-12-23 2004-04-06 Intel Corporation Physical layer and data link interface with flexible bus width
US6795881B1 (en) 1999-12-23 2004-09-21 Intel Corporation Physical layer and data link interface with ethernet pre-negotiation
US6782001B1 (en) 1999-12-23 2004-08-24 Intel Corporation Physical layer and data link interface with reset/sync sharing
US6965610B2 (en) * 1999-12-23 2005-11-15 Broadcom Corporation System and method for providing compatibility between different transceivers in a multi-pair communication system
US7257079B1 (en) * 1999-12-23 2007-08-14 Intel Corporation Physical layer and data link interface with adaptive speed
DE60128971T2 (de) 2000-02-10 2008-02-07 Potencia Medical Ag Mechanische Vorrichtung zur Impotenzbehandlung
AU759363B2 (en) 2000-02-10 2003-04-10 Implantica Patent Ltd. Controlled urinary incontinence treatment
US7931582B2 (en) * 2000-02-11 2011-04-26 Obtech Medical Ag Controlled impotence treatment
AU2001232586A1 (en) * 2000-02-14 2001-07-09 Potencia Medical Ag Penile prosthesis
ATE324087T1 (de) 2000-02-14 2006-05-15 Potencia Medical Ag Männliche impotentzprothesevorrichtung mit drahtloser energieversorgung
WO2001061523A1 (en) * 2000-02-18 2001-08-23 Cedere Corporation Automated on-line business bandwidth planning methodology
US7079586B1 (en) * 2000-03-16 2006-07-18 Koninklijke Philips Electronics N.V. Systems and methods for optimal distribution of symbols in a fixed size data packet to improve receiver performance
JP3488172B2 (ja) * 2000-03-27 2004-01-19 インターナショナル・ビジネス・マシーンズ・コーポレーション 情報提供方法およびシステム
WO2001074100A1 (en) 2000-03-27 2001-10-04 Transcept Opencell, Inc. Multi-protocol distributed wireless system architecture
ATE513401T1 (de) 2000-04-18 2011-07-15 Aware Inc Mehrträgersystem mit einer mehrzahl von snr- abständen
WO2001084736A1 (en) * 2000-04-28 2001-11-08 Massana Research Limited Echo and crosstalk cancellation
US6775529B1 (en) 2000-07-31 2004-08-10 Marvell International Ltd. Active resistive summer for a transformer hybrid
US7194037B1 (en) 2000-05-23 2007-03-20 Marvell International Ltd. Active replica transformer hybrid
US7433665B1 (en) 2000-07-31 2008-10-07 Marvell International Ltd. Apparatus and method for converting single-ended signals to a differential signal, and transceiver employing same
US7312739B1 (en) 2000-05-23 2007-12-25 Marvell International Ltd. Communication driver
USRE41831E1 (en) 2000-05-23 2010-10-19 Marvell International Ltd. Class B driver
KR20010109895A (ko) * 2000-06-03 2001-12-12 박종섭 차세대 이동통신시스템에서의 망 도메인 구별 방법 및그를 이용한 망 연동 서비스 방법
US6704545B1 (en) 2000-07-19 2004-03-09 Adc Telecommunications, Inc. Point-to-multipoint digital radio frequency transport
US7606547B1 (en) 2000-07-31 2009-10-20 Marvell International Ltd. Active resistance summer for a transformer hybrid
US7278069B2 (en) 2000-10-31 2007-10-02 Igor Anatolievich Abrosimov Data transmission apparatus for high-speed transmission of digital data and method for automatic skew calibration
US20040042499A1 (en) * 2000-12-12 2004-03-04 Piercy Neil Philip Time synchronisation
US7624197B1 (en) * 2000-12-18 2009-11-24 Marvell International Ltd. Apparatus and method for automatic speed downshift for a two pair cable
EP1371200B1 (en) * 2001-03-01 2011-10-12 Broadcom Corporation Compensation of distortion due to channel and to receiver, in a parallel transmission system
EP1386432A4 (en) * 2001-03-21 2009-07-15 John A Stine PROTOCOL OF ACCESS AND ROUTING FOR AD HOC NETWORKS, IN WHICH THE COLLISION RESOLUTION AND THE DISSEMINATION OF NODE STATES ARE USED
ATE449465T1 (de) * 2001-04-12 2009-12-15 Juniper Networks Inc Zugangsrauschunterdrückung in einem digitalen empfänger
US20090245516A1 (en) * 2008-02-26 2009-10-01 Pasupuleti Sureshbabu Ravikiran Method and system for high entropy encryption using an unpredictable seed based on user regisration time
US6690894B2 (en) 2001-05-14 2004-02-10 Stratalight Communications, Inc. Multilevel optical signals optimized for systems having signal-dependent and signal-independent noises, finite transmitter extinction ratio and intersymbol interference
US7197096B2 (en) * 2001-06-08 2007-03-27 Broadcom Corporation Compensation of reference frequency drift in system requiring critical upstream timing
US7099385B2 (en) 2001-07-18 2006-08-29 Massana Research Limited Compensation for interference in data receivers
US7068726B1 (en) * 2001-08-30 2006-06-27 3Com Corporation Near end cross-talk and echo avoider for bi-directional digital communications
US6785621B2 (en) * 2001-09-27 2004-08-31 Intel Corporation Method and apparatus for accurately determining the crossing point within a logic transition of a differential signal
US20030078997A1 (en) * 2001-10-22 2003-04-24 Franzel Kenneth S. Module and unified network backplane interface for local networks
US7502418B2 (en) * 2001-12-18 2009-03-10 Agere Systems Inc. Method and apparatus for joint equalization and decoding of multilevel codes
WO2003065140A2 (fr) * 2002-01-31 2003-08-07 Solar & Robotics Sa Amelioration a un procede de controle d'un robot mobile autonome et dispositif associe
JP3874174B2 (ja) * 2002-02-18 2007-01-31 横河電機株式会社 測定データ同期システムおよび測定データ同期方法
US7184728B2 (en) * 2002-02-25 2007-02-27 Adc Telecommunications, Inc. Distributed automatic gain control system
US6741612B1 (en) * 2002-03-05 2004-05-25 Omninet Capital, Llc Two-port ethernet line extender
US7653003B2 (en) * 2002-03-21 2010-01-26 Stine John A Access protocol for wireless ad hoc networks using synchronous collision resolution
US7281055B2 (en) * 2002-05-28 2007-10-09 Newisys, Inc. Routing mechanisms in systems having multiple multi-processor clusters
US7155525B2 (en) * 2002-05-28 2006-12-26 Newisys, Inc. Transaction management in systems having multiple multi-processor clusters
JP4037171B2 (ja) * 2002-05-29 2008-01-23 パイオニア株式会社 記録情報再生装置
US6831901B2 (en) * 2002-05-31 2004-12-14 Opencell Corporation System and method for retransmission of data
US7173431B1 (en) 2002-06-07 2007-02-06 Marvell International Ltd. Cable tester
US7375532B1 (en) 2002-06-07 2008-05-20 Marvell International Ltd. Cable tester
US7358745B1 (en) 2002-06-07 2008-04-15 Marvell International Ltd. Cable tester
US7002353B1 (en) * 2002-06-07 2006-02-21 Marvell International, Ltd. Cable tester
US7019533B1 (en) 2002-06-07 2006-03-28 Marvell International Ltd. Cable tester
US7005861B1 (en) 2002-06-07 2006-02-28 Marvell International Ltd. Cable tester
US6825672B1 (en) 2002-06-07 2004-11-30 Marvell International Ltd. Cable tester
US7075283B1 (en) 2002-06-07 2006-07-11 Marvell International Ltd. Cable tester
US6980007B1 (en) 2002-06-07 2005-12-27 Marvell International Ltd. Cable tester with insertion loss and return loss estimators
JP2004021316A (ja) * 2002-06-12 2004-01-22 Fujitsu Ltd 通信方法、電子機器、および通信プログラム
KR100502408B1 (ko) * 2002-06-21 2005-07-19 삼성전자주식회사 액티브 터미네이션을 내장한 메모리 장치의 파워-업시퀀스를 제어하는 메모리 시스템과 그 파워-업 및 초기화방법
CN1663147A (zh) 2002-06-21 2005-08-31 威德菲公司 无线局域网中继器
US6906426B2 (en) * 2002-08-07 2005-06-14 Broadcom Corporation Transceiver having shadow memory facilitating on-transceiver collection and communication of local parameters
US8885688B2 (en) * 2002-10-01 2014-11-11 Qualcomm Incorporated Control message management in physical layer repeater
US7321623B2 (en) * 2002-10-01 2008-01-22 Avocent Corporation Video compression system
US7397846B1 (en) * 2002-10-03 2008-07-08 Juniper Networks, Inc. Flexible upstream resource sharing in cable modem systems
WO2004034619A2 (en) * 2002-10-09 2004-04-22 Acorn Packet Solutions, Llc System and method for rate agile adaptive clocking in a packet-based network
WO2004034600A1 (en) 2002-10-11 2004-04-22 Widefi, Inc. Reducing loop effects in a wireless local area network repeater
US20040073811A1 (en) * 2002-10-15 2004-04-15 Aleksey Sanin Web service security filter
MXPA05003929A (es) * 2002-10-15 2005-06-17 Widefi Inc Repetidor de red de area local inalambrica con control automatico de ganancia para extender la cobertura de la red.
US8078100B2 (en) 2002-10-15 2011-12-13 Qualcomm Incorporated Physical layer repeater with discrete time filter for all-digital detection and delay generation
US7230935B2 (en) 2002-10-24 2007-06-12 Widefi, Inc. Physical layer repeater with selective use of higher layer functions based on network operating conditions
GB2411324B (en) * 2002-10-24 2006-02-01 Widefi Inc Wireless local area network repeater with in-band control channel
EP1568167A4 (en) * 2002-11-15 2010-06-16 Qualcomm Inc WIRELESS INTERMEDIATE AMPLIFIER FOR LOCAL NETWORKS WITH DETECTION
US20040096004A1 (en) * 2002-11-15 2004-05-20 Stmicroelectronics, Inc. Asymmetrical ethernet transceiver for long reach communications
US7577755B2 (en) 2002-11-19 2009-08-18 Newisys, Inc. Methods and apparatus for distributing system management signals
US8958789B2 (en) 2002-12-03 2015-02-17 Adc Telecommunications, Inc. Distributed digital antenna system
JP2006510326A (ja) * 2002-12-16 2006-03-23 ワイデファイ インコーポレイテッド 改良された無線ネットワーク中継器
US7590135B2 (en) * 2002-12-30 2009-09-15 Intel Corporation Methods and apparatus to perform security related operations on received signals
DE10310810B3 (de) * 2003-03-12 2004-10-14 Infineon Technologies Ag Vorrichtung und Verfahren zum Filtern von Datensymbolen für ein entscheidungsbasiertes Datenverarbeitungssystem
US20040193609A1 (en) * 2003-03-26 2004-09-30 Sony Corporation Master content directory service server for providing a consolidated network-wide content directory
US7203245B1 (en) 2003-03-31 2007-04-10 3Com Corporation Symbol boundary detector method and device for OFDM systems
US7280621B1 (en) 2003-03-31 2007-10-09 3Com Corporation Preamble detector method and device for OFDM systems
WO2004095763A2 (en) * 2003-04-07 2004-11-04 Widefi, Inc. Transmission canceller for wireless local area network repeater
US20040249933A1 (en) * 2003-06-04 2004-12-09 Priva Govindarajan Network interface parameters
US7386626B2 (en) * 2003-06-23 2008-06-10 Newisys, Inc. Bandwidth, framing and error detection in communications between multi-processor clusters of multi-cluster computer systems
US7577727B2 (en) * 2003-06-27 2009-08-18 Newisys, Inc. Dynamic multiple cluster system reconfiguration
US9560371B2 (en) * 2003-07-30 2017-01-31 Avocent Corporation Video compression system
US7103823B2 (en) 2003-08-05 2006-09-05 Newisys, Inc. Communication between multi-processor clusters of multi-cluster computer systems
US7395347B2 (en) * 2003-08-05 2008-07-01 Newisys, Inc, Communication between and within multi-processor clusters of multi-cluster computer systems
US7117419B2 (en) * 2003-08-05 2006-10-03 Newisys, Inc. Reliable communication between multi-processor clusters of multi-cluster computer systems
US7159137B2 (en) * 2003-08-05 2007-01-02 Newisys, Inc. Synchronized communication between multi-processor clusters of multi-cluster computer systems
US7072355B2 (en) * 2003-08-21 2006-07-04 Rambus, Inc. Periodic interface calibration for high speed communication
US20050055374A1 (en) * 2003-09-08 2005-03-10 Sony Corporation Method of and apparatus for providing localized information from an internet server or portal to user without requiring user to enter location
US20050055722A1 (en) * 2003-09-09 2005-03-10 Sony Corporation Intelligent routing of digital content
US7925790B2 (en) * 2003-09-17 2011-04-12 Sony Corporation Middleware filter agent between server and PDA
US20050060578A1 (en) * 2003-09-17 2005-03-17 Sony Corporation Method of and system for authentication downloading
US20050060370A1 (en) * 2003-09-17 2005-03-17 Sony Corporation Version based content distribution and synchronization system and method
US7440767B2 (en) * 2003-10-15 2008-10-21 Eaton Corporation Home system including a portable fob having a rotary menu and a display
US20050100083A1 (en) * 2003-10-16 2005-05-12 Hiroshi Takatori Full duplex transmission method
US7366086B2 (en) * 2003-10-24 2008-04-29 Agere Systems Inc. Crosstalk reduction in a backplane employing low-skew clock distribution
JP4113927B2 (ja) * 2003-11-28 2008-07-09 テクトロニクス・インターナショナル・セールス・ゲーエムベーハー 周波数変換回路の周波数特性測定及び校正方法
CA2548524C (en) * 2003-12-19 2009-06-30 Gentex Corporation Device with improved serial communication
US7920601B2 (en) * 2003-12-19 2011-04-05 Gentex Corporation Vehicular communications system having improved serial communication
US7787829B1 (en) * 2003-12-23 2010-08-31 Cypress Semiconductor Corporation Method and apparatus for tuning a radio receiver with a radio transmitter
US8689113B2 (en) * 2004-01-22 2014-04-01 Sony Corporation Methods and apparatus for presenting content
US20050165941A1 (en) * 2004-01-22 2005-07-28 Edward Eytchison Methods and apparatuses for streaming content
US7158536B2 (en) * 2004-01-28 2007-01-02 Rambus Inc. Adaptive-allocation of I/O bandwidth using a configurable interconnect topology
US8422568B2 (en) 2004-01-28 2013-04-16 Rambus Inc. Communication channel calibration for drift conditions
US7095789B2 (en) 2004-01-28 2006-08-22 Rambus, Inc. Communication channel calibration for drift conditions
US7400670B2 (en) 2004-01-28 2008-07-15 Rambus, Inc. Periodic calibration for communication channels by drift tracking
DE102004006510A1 (de) * 2004-02-10 2005-09-08 Infineon Technologies Ag Verfahren und Schaltung zur Differenztakt-Kompensation zwischen zwei Taktsystemen
US7797454B2 (en) * 2004-02-13 2010-09-14 Hewlett-Packard Development Company, L.P. Media data transcoding devices
US6961862B2 (en) 2004-03-17 2005-11-01 Rambus, Inc. Drift tracking feedback for communication channels
US8027642B2 (en) * 2004-04-06 2011-09-27 Qualcomm Incorporated Transmission canceller for wireless local area network
US7356047B1 (en) * 2004-04-24 2008-04-08 Cisco Technology, Inc. 10/100/1000/2500 Mbps serial media independent interface (SGMII)
US7317318B2 (en) * 2004-04-27 2008-01-08 Fluke Corporation FEXT cancellation of mated RJ45 interconnect
EP1745567B1 (en) 2004-05-13 2017-06-14 QUALCOMM Incorporated Non-frequency translating repeater with detection and media access control
US6956510B1 (en) 2004-05-14 2005-10-18 Marvell International Ltd. Methods, software, circuits and systems for coding information
US7593458B2 (en) * 2004-05-18 2009-09-22 Adaptive Spectrum And Signal Alignment, Inc. FEXT determination system
US7978754B2 (en) * 2004-05-28 2011-07-12 Rambus Inc. Communication channel calibration with nonvolatile parameter store for recovery
EP1769645A4 (en) * 2004-06-03 2010-07-21 Qualcomm Inc FREQUENCY TRANSPOSITION REPEATER COMPRISING A LOW ONERESS LOCAL OSCILLATOR ARCHITECTURE HAVING HIGH PERFORMANCE
US7516029B2 (en) 2004-06-09 2009-04-07 Rambus, Inc. Communication channel calibration using feedback
US7535958B2 (en) * 2004-06-14 2009-05-19 Rambus, Inc. Hybrid wired and wireless chip-to-chip communications
JP2008503939A (ja) * 2004-06-17 2008-02-07 ダブリュー ファイブ ネットワークス インコーポレイテッド 低電力無線通信システム及びプロトコル
US7457461B2 (en) * 2004-06-25 2008-11-25 Avocent Corporation Video compression noise immunity
US7489739B2 (en) * 2004-09-17 2009-02-10 Rambus, Inc. Method and apparatus for data recovery
US20060098578A1 (en) * 2004-11-08 2006-05-11 Sbc Knowledge Ventures, L.P. System and method for converting autonomous PM data into periodic PM data
WO2006081405A2 (en) * 2005-01-28 2006-08-03 Widefi, Inc. Physical layer repeater configuration for increasing mino performance
US7787854B2 (en) 2005-02-01 2010-08-31 Adc Telecommunications, Inc. Scalable distributed radio network
DE102005014273B4 (de) * 2005-03-24 2012-04-05 Dspace Digital Signal Processing And Control Engineering Gmbh Vergleich von Schnittstellen zwischen Softwarekomponenten
JP4869619B2 (ja) * 2005-04-06 2012-02-08 パナソニック株式会社 画像形成装置
US7742387B2 (en) * 2005-04-12 2010-06-22 New Wire Systems, Inc. Cancellation of crosstalk energy in communication loops
US7679371B1 (en) 2005-05-27 2010-03-16 Marvell International Ltd. Advanced time domain reflection cable testing
US20070008939A1 (en) * 2005-06-10 2007-01-11 Adc Telecommunications, Inc. Providing wireless coverage into substantially closed environments
US20070030915A1 (en) * 2005-08-04 2007-02-08 Texas Instruments Incorporated Receiver Block Providing Signal Quality Information in a Communication System with Signal Constellation not Having multiple Symbols in Same Angle
US7312662B1 (en) 2005-08-09 2007-12-25 Marvell International Ltd. Cascode gain boosting system and method for a transmitter
US7577892B1 (en) 2005-08-25 2009-08-18 Marvell International Ltd High speed iterative decoder
US7599400B2 (en) * 2005-09-06 2009-10-06 Nortel Networks Limited Methods and systems for reducing waiting-time jitter
US7746922B2 (en) * 2005-12-07 2010-06-29 Cypress Semiconductor Corporation Apparatus and method for frequency calibration between two radios
US20070132485A1 (en) * 2005-12-09 2007-06-14 Elad Alon Four-wire signaling system
US7650526B2 (en) * 2005-12-09 2010-01-19 Rambus Inc. Transmitter with skew reduction
US7646699B2 (en) * 2005-12-16 2010-01-12 Teranetics, Inc. Transceiver power backoff
US8290027B2 (en) * 2005-12-21 2012-10-16 Broadcom Corporation Transceiver with automatic detection of unshielded twisted pair or shielded twisted pair cabling
US7783820B2 (en) * 2005-12-30 2010-08-24 Avocent Corporation Packet-switched split computer having disassociated peripheral controller and plural data buses
US7779099B2 (en) 2006-03-16 2010-08-17 Us Beverage Net Inc. Distributed intelligent systems and methods therefor
US20070230546A1 (en) * 2006-03-30 2007-10-04 Shimon Moshavi Equalizer with reduced complexity with application to long delay spread channels
US7688749B1 (en) 2006-04-03 2010-03-30 Marvell International Ltd. Network interface with autonegotiation and cable length measurement
MY149291A (en) * 2006-04-28 2013-08-30 Avocent Corp Dvc delta commands
US7805073B2 (en) 2006-04-28 2010-09-28 Adc Telecommunications, Inc. Systems and methods of optical path protection for distributed antenna systems
US7729416B2 (en) * 2006-05-15 2010-06-01 Cisco Technology, Inc. 1000Base-T transmission over 2-pair
US7706297B1 (en) * 2006-05-19 2010-04-27 National Semiconductor Corporation System and method for providing real time signal to noise computation for a 100Mb Ethernet physical layer device
US7860020B2 (en) 2006-05-22 2010-12-28 Plx Technology, Inc. Master/slave transceiver power back-off
US7945164B2 (en) * 2006-05-25 2011-05-17 Cisco Technology, Inc. Multiple fiber optic gigabit ethernet links channelized over single optical link
US7906973B1 (en) 2006-06-09 2011-03-15 Marvell International Ltd. Cable tester
US20070296868A1 (en) * 2006-06-23 2007-12-27 Rgb Systems, Inc., (Dba Extron Electronics) Method and apparatus for automatic compensation of skew in video transmitted over multiple conductors
US7844273B2 (en) 2006-07-14 2010-11-30 Lgc Wireless, Inc. System for and method of for providing dedicated capacity in a cellular network
US7804784B1 (en) 2006-08-28 2010-09-28 Marvell International Ltd. Cable tester
US7848770B2 (en) 2006-08-29 2010-12-07 Lgc Wireless, Inc. Distributed antenna communications system and methods of implementing thereof
WO2008027531A2 (en) * 2006-09-01 2008-03-06 Qualcomm Incorporated Repeater having dual receiver or transmitter antenna configuration with adaptation for increased isolation
WO2008036401A2 (en) * 2006-09-21 2008-03-27 Qualcomm Incorporated Method and apparatus for mitigating oscillation between repeaters
US8055226B2 (en) * 2006-10-18 2011-11-08 Tektronix, Inc. Frequency response correction for a receiver having a frequency translation device
RU2414064C2 (ru) 2006-10-26 2011-03-10 Квэлкомм Инкорпорейтед Технологии повторителя для системы с множеством входов и множеством выходов с использованием формирователей диаграммы направленности
US7694031B2 (en) * 2006-10-31 2010-04-06 Globalfoundries Inc. Memory controller including a dual-mode memory interconnect
US7861140B2 (en) * 2006-10-31 2010-12-28 Globalfoundries Inc. Memory system including asymmetric high-speed differential memory interconnect
US20080120315A1 (en) * 2006-11-21 2008-05-22 Nokia Corporation Signal message decompressor
US7817958B2 (en) 2006-12-22 2010-10-19 Lgc Wireless Inc. System for and method of providing remote coverage area for wireless communications
US8737454B2 (en) 2007-01-25 2014-05-27 Adc Telecommunications, Inc. Modular wireless communications platform
US8583100B2 (en) 2007-01-25 2013-11-12 Adc Telecommunications, Inc. Distributed remote base station system
US7808247B1 (en) 2007-02-22 2010-10-05 Marvel International Ltd. Fast cable tester
US7808249B1 (en) 2007-02-22 2010-10-05 Marvell International Ltd. Methods and apparatus for measuring a length of a cable
US8005050B2 (en) 2007-03-23 2011-08-23 Lgc Wireless, Inc. Localization of a mobile device in distributed antenna communications system
US20080265915A1 (en) * 2007-04-24 2008-10-30 Hewlett-Packard Development Company, L.P. Method of detecting a network cabling change
GB0708345D0 (en) * 2007-04-30 2007-06-06 Nokia Siemens Networks Oy Signalling within a communication system
US20100254311A1 (en) * 2007-05-25 2010-10-07 Osvaldo Simeone Pulse-Coupled Discrete-Time Phase Locked Loops For Wireless Networks
US8010116B2 (en) 2007-06-26 2011-08-30 Lgc Wireless, Inc. Distributed antenna communications system
US7793158B2 (en) * 2007-08-27 2010-09-07 International Business Machines Corporation Providing reliability of communication between supernodes of a multi-tiered full-graph interconnect architecture
US8014387B2 (en) * 2007-08-27 2011-09-06 International Business Machines Corporation Providing a fully non-blocking switch in a supernode of a multi-tiered full-graph interconnect architecture
US7840703B2 (en) * 2007-08-27 2010-11-23 International Business Machines Corporation System and method for dynamically supporting indirect routing within a multi-tiered full-graph interconnect architecture
US7769891B2 (en) * 2007-08-27 2010-08-03 International Business Machines Corporation System and method for providing multiple redundant direct routes between supernodes of a multi-tiered full-graph interconnect architecture
US7958183B2 (en) 2007-08-27 2011-06-07 International Business Machines Corporation Performing collective operations using software setup and partial software execution at leaf nodes in a multi-tiered full-graph interconnect architecture
US7809970B2 (en) * 2007-08-27 2010-10-05 International Business Machines Corporation System and method for providing a high-speed message passing interface for barrier operations in a multi-tiered full-graph interconnect architecture
US7958182B2 (en) 2007-08-27 2011-06-07 International Business Machines Corporation Providing full hardware support of collective operations in a multi-tiered full-graph interconnect architecture
US8185896B2 (en) 2007-08-27 2012-05-22 International Business Machines Corporation Method for data processing using a multi-tiered full-graph interconnect architecture
US7904590B2 (en) 2007-08-27 2011-03-08 International Business Machines Corporation Routing information through a data processing system implementing a multi-tiered full-graph interconnect architecture
US8108545B2 (en) 2007-08-27 2012-01-31 International Business Machines Corporation Packet coalescing in virtual channels of a data processing system in a multi-tiered full-graph interconnect architecture
US7822889B2 (en) * 2007-08-27 2010-10-26 International Business Machines Corporation Direct/indirect transmission of information using a multi-tiered full-graph interconnect architecture
US8140731B2 (en) 2007-08-27 2012-03-20 International Business Machines Corporation System for data processing using a multi-tiered full-graph interconnect architecture
US7769892B2 (en) 2007-08-27 2010-08-03 International Business Machines Corporation System and method for handling indirect routing of information between supernodes of a multi-tiered full-graph interconnect architecture
US9112547B2 (en) 2007-08-31 2015-08-18 Adc Telecommunications, Inc. System for and method of configuring distributed antenna communications system
US7827428B2 (en) 2007-08-31 2010-11-02 International Business Machines Corporation System for providing a cluster-wide system clock in a multi-tiered full-graph interconnect architecture
TWI360982B (en) * 2007-09-05 2012-03-21 Princeton Technology Corp Device for carrier recovery and related method
US8229048B2 (en) * 2007-09-11 2012-07-24 Oracle America, Inc. Use of emphasis to equalize high speed signal quality
US7921316B2 (en) 2007-09-11 2011-04-05 International Business Machines Corporation Cluster-wide system clock in a multi-tiered full-graph interconnect architecture
EP4088772A1 (en) * 2008-01-28 2022-11-16 Implantica Patent Ltd. A drainage device
EP2240138B1 (en) 2008-01-29 2021-07-21 Implantica Patent Ltd. Apparatus for treating obesity
US8077602B2 (en) * 2008-02-01 2011-12-13 International Business Machines Corporation Performing dynamic request routing based on broadcast queue depths
US7779148B2 (en) 2008-02-01 2010-08-17 International Business Machines Corporation Dynamic routing based on information of not responded active source requests quantity received in broadcast heartbeat signal and stored in local data structure for other processor chips
US20090198956A1 (en) * 2008-02-01 2009-08-06 Arimilli Lakshminarayana B System and Method for Data Processing Using a Low-Cost Two-Tier Full-Graph Interconnect Architecture
US8179901B2 (en) * 2008-02-11 2012-05-15 Vitesse Semiconductor Corporation System and method for squelching a recovered clock in an ethernet network
US20090201821A1 (en) * 2008-02-11 2009-08-13 Barnette James D System and method for detecting early link failure in an ethernet network
US20140047497A1 (en) * 2008-03-12 2014-02-13 Iberium Communications, Inc. Method and system for symbol-rate-independent adaptive equalizer initialization
US8630316B2 (en) 2008-06-19 2014-01-14 Microsoft Corporation Clock synchronization using correlation events
US8310963B2 (en) * 2008-06-24 2012-11-13 Adc Telecommunications, Inc. System and method for synchronized time-division duplex signal switching
EP2349025B1 (en) 2008-10-10 2015-09-16 Kirk Promotion LTD. A system, an apparatus, and a method for treating a sexual dysfunctional female patient
US11123171B2 (en) 2008-10-10 2021-09-21 Peter Forsell Fastening means for implantable medical control assembly
US8600510B2 (en) 2008-10-10 2013-12-03 Milux Holding Sa Apparatus, system and operation method for the treatment of female sexual dysfunction
EP3909559A1 (en) 2008-10-10 2021-11-17 Medical Tree Patent Ltd Heart help device and system
US10219898B2 (en) 2008-10-10 2019-03-05 Peter Forsell Artificial valve
WO2010042006A1 (en) 2008-10-10 2010-04-15 Milux Holding S.A. Heart help method
US7936057B2 (en) * 2008-11-04 2011-05-03 Seagate Technology Llc High bandwidth package
US8619897B2 (en) * 2008-12-09 2013-12-31 Netlogic Microsystems, Inc. Method and apparatus of frequency domain echo canceller
US8199681B2 (en) * 2008-12-12 2012-06-12 General Electric Company Software radio frequency canceller
US8199702B2 (en) * 2008-12-26 2012-06-12 Rockstar Bidco Lp Baseband recovery in wireless networks, base transceiver stations, and wireless networking devices
US8108557B2 (en) * 2009-01-22 2012-01-31 Hewlett-Packard Development Company, L.P. System and method for measuring clock skew on a network
US9001811B2 (en) 2009-05-19 2015-04-07 Adc Telecommunications, Inc. Method of inserting CDMA beacon pilots in output of distributed remote antenna nodes
US8446823B2 (en) * 2009-06-23 2013-05-21 Magor Communications Corporation Method of managing the flow of time-sensitive data over packet networks
US9949812B2 (en) 2009-07-17 2018-04-24 Peter Forsell Vaginal operation method for the treatment of anal incontinence in women
US10952836B2 (en) 2009-07-17 2021-03-23 Peter Forsell Vaginal operation method for the treatment of urinary incontinence in women
US8842767B2 (en) * 2009-11-04 2014-09-23 Broadcom Corporation System and method for un-interrupted operation of communications during interference
US8417778B2 (en) * 2009-12-17 2013-04-09 International Business Machines Corporation Collective acceleration unit tree flow control and retransmit
FR2959090B1 (fr) * 2010-04-16 2012-09-07 Inst Nat Rech Inf Automat Outil de gestion de ressources et d'infrastructures informatiques et reseaux
US8898511B2 (en) 2010-06-24 2014-11-25 International Business Machines Corporation Homogeneous recovery in a redundant memory system
US8631271B2 (en) * 2010-06-24 2014-01-14 International Business Machines Corporation Heterogeneous recovery in a redundant memory system
US8549378B2 (en) 2010-06-24 2013-10-01 International Business Machines Corporation RAIM system using decoding of virtual ECC
US8462874B2 (en) 2010-07-13 2013-06-11 Qualcomm Incorporated Methods and apparatus for minimizing inter-symbol interference in a peer-to-peer network background
US8472579B2 (en) 2010-07-28 2013-06-25 Adc Telecommunications, Inc. Distributed digital reference clock
US8514923B2 (en) * 2010-09-30 2013-08-20 Himax Media Solutions, Inc. System and a method of regulating a slicer for a communication receiver
TWI454074B (zh) * 2010-10-14 2014-09-21 Himax Media Solutions Inc 調節通訊接收器之切片器的系統及方法
US8532242B2 (en) 2010-10-27 2013-09-10 Adc Telecommunications, Inc. Distributed antenna system with combination of both all digital transport and hybrid digital/analog transport
CN102468858B (zh) * 2010-11-02 2015-07-29 承景科技股份有限公司 调节通讯接收器的切片器的系统
US8462683B2 (en) 2011-01-12 2013-06-11 Adc Telecommunications, Inc. Distinct transport path for MIMO transmissions in distributed antenna systems
US8522122B2 (en) 2011-01-29 2013-08-27 International Business Machines Corporation Correcting memory device and memory channel failures in the presence of known memory device failures
US8804798B2 (en) 2011-09-16 2014-08-12 Aquantia Corporation Transceiver spectrum control for cross-talk mitigation
US8693342B2 (en) 2011-10-28 2014-04-08 Adc Telecommunications, Inc. Distributed antenna system using time division duplexing scheme
WO2013097247A1 (zh) * 2011-12-31 2013-07-04 华为技术有限公司 一种利用载波调制的传输方法、装置和系统
US9491755B2 (en) 2012-03-09 2016-11-08 Samsung Electronics Co., Ltd. Methods and apparatus to transmit and receive synchronization signals in a mobile communication system
US9054668B2 (en) 2012-03-30 2015-06-09 Broadcom Corporation Broadband absorptive-loading filter
US8959380B2 (en) 2012-05-09 2015-02-17 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Dynamically optimizing bus frequency of an inter-integrated circuit (‘I2C’) bus
EP2741442A1 (en) * 2012-12-07 2014-06-11 Dialog Semiconductor B.V. Automatic clock calibration of a remote unit using phase drift
EP2959664B1 (en) 2013-02-22 2018-12-12 ADC Telecommunications, Inc. Master reference for base station network interface sourced from distributed antenna system
CA2901666A1 (en) 2013-02-22 2014-08-28 Adc Telecommunications, Inc. Universal remote radio head
JP2015002554A (ja) * 2013-06-18 2015-01-05 船井電機株式会社 有線通信装置および有線通信方法
CN103501239B (zh) 2013-09-13 2017-01-04 华为技术有限公司 一种端口状态同步方法、相关设备及系统
US9141541B2 (en) 2013-09-20 2015-09-22 Advanced Micro Devices, Inc. Nested channel address interleaving
US9787457B2 (en) 2013-10-07 2017-10-10 Commscope Technologies Llc Systems and methods for integrating asynchronous signals in distributed antenna system with direct digital interface to base station
EP3108627A4 (en) 2014-02-18 2017-10-11 CommScope Technologies LLC Selectively combining uplink signals in distributed antenna systems
US10237836B2 (en) * 2014-06-09 2019-03-19 Parallel Wireless, Inc. Frequency and phase synchronization using full duplex radios over wireless mesh networks
WO2015191888A1 (en) 2014-06-11 2015-12-17 Adc Telecommunications, Inc. Bitrate efficient transport through distributed antenna systems
US10069521B1 (en) 2015-01-29 2018-09-04 Aquantia Corp. Intelligent power balancing for NBASE-T ethernet
US10499269B2 (en) 2015-11-12 2019-12-03 Commscope Technologies Llc Systems and methods for assigning controlled nodes to channel interfaces of a controller
US9912470B2 (en) * 2016-03-28 2018-03-06 Maxim Integrated Products, Inc. System and method for wide-band adaptive equalization and eye opening monitoring with link quality detection
US10419246B2 (en) * 2016-08-31 2019-09-17 Qualcomm Incorporated C-PHY training pattern for adaptive equalization, adaptive edge tracking and delay calibration
US10095421B2 (en) 2016-10-21 2018-10-09 Advanced Micro Devices, Inc. Hybrid memory module bridge network and buffers
CN109495408B (zh) * 2017-09-13 2021-06-22 瑞昱半导体股份有限公司 波特率跟踪及补偿装置与方法
US10255448B1 (en) 2017-10-11 2019-04-09 International Business Machines Corporation Data security using high speed serial equalization
CN111512588A (zh) * 2017-10-24 2020-08-07 天波网络有限责任公司 在广播和数据传送模式之间切换时的时钟同步
US10404447B1 (en) * 2018-06-26 2019-09-03 Microsemi Semiconductor Ulc Clock recovery device with state machine controller
US11115151B1 (en) 2019-03-22 2021-09-07 Marvell Asia Pte, Ltd. Method and apparatus for fast retraining of ethernet transceivers based on trickling error
US11228465B1 (en) 2019-03-22 2022-01-18 Marvell Asia Pte, Ltd. Rapid training method for high-speed ethernet
US10771100B1 (en) 2019-03-22 2020-09-08 Marvell Asia Pte., Ltd. Method and apparatus for efficient fast retraining of ethernet transceivers
US11805396B2 (en) 2019-03-27 2023-10-31 Analog Devices, Inc. Coherent summation in wireless sensor platforms
US10931269B1 (en) 2019-10-03 2021-02-23 International Business Machines Corporation Early mode protection for chip-to-chip synchronous interfaces
JP2024504997A (ja) * 2021-01-25 2024-02-02 マーベル アジア ピーティーイー、リミテッド 非線形ニューラルネットワーク等化器を有するイーサネット（登録商標）物理層トランシーバ
KR20220140234A (ko) * 2021-04-09 2022-10-18 삼성전자주식회사 멀티 레벨 신호 시스템에서 최적 전이 코드를 생성하기 위한 신호 처리 방법 및 반도체 장치
US11764939B1 (en) * 2022-07-14 2023-09-19 Mellanox Technologies, Ltd. Controlling latency of cable interconnections

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4648060A (en) * 1984-07-30 1987-03-03 Hewlett-Packard Company Dual channel frequency synthesizer system
US4630217A (en) * 1984-07-26 1986-12-16 Hewlett-Packard Company Signal synthesizer system
US4905282A (en) 1988-10-19 1990-02-27 Hayes Microcomputer Products, Inc. Feature negotiation protocol and dynamically adjustable retraining sequence for a high speed half duplex modem
US5111208A (en) * 1989-02-23 1992-05-05 Hazeltine Corporation Calibration of plural - channel system
US5162723A (en) 1991-02-11 1992-11-10 Hewlett-Packard Company Sampling signal analyzer
WO1994011955A1 (en) 1992-11-06 1994-05-26 Pericle Communications Company Adaptive data rate modem
GB9317604D0 (en) 1993-08-24 1993-10-06 Philips Electronics Uk Ltd Receiver for ds-cdma signals
AUPM411294A0 (en) 1994-02-25 1994-03-24 Martin Communications Pty Ltd Evaluation of signal processor performance
US5625651A (en) * 1994-06-02 1997-04-29 Amati Communications, Inc. Discrete multi-tone data transmission system using an overhead bus for synchronizing multiple remote units
US5642243A (en) * 1994-09-27 1997-06-24 Cirrus Logic, Inc. Timing recovery frequency error detector for sampled amplitude magnetic recording
US5930267A (en) * 1996-05-17 1999-07-27 Lucent Technologies Inc. Frame synchronization for asynchronous transmission
US5787363A (en) * 1996-06-21 1998-07-28 Paradyne Corporation System and method for connect message synchronization of modems in a cellular data gateway

Cited By (257)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020122398A1 (en) * 1997-09-16 2002-09-05 Yu-Cheun Jou Method and apparatus for transmitting and receiving high speed data in a CDMA communication system using multiple carriers
US7333465B2 (en) * 1997-09-16 2008-02-19 Qualcomm Incorporated Method and apparatus for transmitting and receiving high speed data in a CDMA communication system using multiple carriers
US9525923B2 (en) 1997-12-17 2016-12-20 Intel Corporation Multi-detection of heartbeat to reduce error probability
US7936728B2 (en) * 1997-12-17 2011-05-03 Tantivy Communications, Inc. System and method for maintaining timing of synchronization messages over a reverse link of a CDMA wireless communication system
US9042400B2 (en) 1997-12-17 2015-05-26 Intel Corporation Multi-detection of heartbeat to reduce error probability
US7746830B2 (en) 1998-06-01 2010-06-29 Interdigital Technology Corporation System and method for maintaining wireless channels over a reverse link of a CDMA wireless communication system
US8792458B2 (en) 1998-06-01 2014-07-29 Intel Corporation System and method for maintaining wireless channels over a reverse link of a CDMA wireless communication system
US7773566B2 (en) 1998-06-01 2010-08-10 Tantivy Communications, Inc. System and method for maintaining timing of synchronization messages over a reverse link of a CDMA wireless communication system
US9307532B2 (en) 1998-06-01 2016-04-05 Intel Corporation Signaling for wireless communications
US8139546B2 (en) 1998-06-01 2012-03-20 Ipr Licensing, Inc. System and method for maintaining wireless channels over a reverse link of a CDMA wireless communication system
US8134980B2 (en) 1998-06-01 2012-03-13 Ipr Licensing, Inc. Transmittal of heartbeat signal at a lower level than heartbeat request
US20100309935A1 (en) * 1999-02-12 2010-12-09 Broadcom Corporation Cable Modem System with Sample and Packet Synchronization
US6996128B2 (en) * 1999-02-12 2006-02-07 Broadcom Corporation Cable modem system with sample and packet synchronization
US7801176B2 (en) * 1999-02-12 2010-09-21 Broadcom Corporation Cable modem system with sample and packet synchronization
US20040252678A1 (en) * 1999-02-12 2004-12-16 Broadcom Corporation Cable modem system with sample and packet synchronization
US20060050689A1 (en) * 1999-02-12 2006-03-09 Broadcom Corporation Cable modem system with sample and packet synchronization
US8718091B2 (en) 1999-02-12 2014-05-06 Broadcom Corporation Cable modem system with sample and packet synchronization
US20050123058A1 (en) * 1999-04-27 2005-06-09 Greenbaum Gary S. System and method for generating multiple synchronized encoded representations of media data
US7885340B2 (en) * 1999-04-27 2011-02-08 Realnetworks, Inc. System and method for generating multiple synchronized encoded representations of media data
US7145920B2 (en) * 1999-05-28 2006-12-05 Fujitsu Limited SDH transmission apparatus and frame timing re-clocking method for SDH transmission apparatus
US20020064184A1 (en) * 1999-05-28 2002-05-30 Toshiaki Kinoshita SDH transmission apparatus and frame timing re-clocking method for SDH transmission apparatus
US20100290551A1 (en) * 1999-10-20 2010-11-18 Agazzi Oscar E Method, apparatus and system for high-speed transmission on fiber optic channel
US6859825B1 (en) * 1999-12-29 2005-02-22 Advanced Micro Devices, Inc. System and method enabling configuration of physical layer devices and corresponding link partners for communicating network data via a configuration source or auto-negotiation
US9301274B2 (en) 2000-02-07 2016-03-29 Intel Corporation Minimal maintenance link to support synchronization
US8509268B2 (en) 2000-02-07 2013-08-13 Intel Corporation Minimal maintenance link to support sychronization
US9807714B2 (en) 2000-02-07 2017-10-31 Intel Corporation Minimal maintenance link to support synchronization
US8175120B2 (en) 2000-02-07 2012-05-08 Ipr Licensing, Inc. Minimal maintenance link to support synchronization
US6917656B2 (en) * 2000-02-16 2005-07-12 Koninklijke Philips Electronics N.V. Communications network having a time-controlled communication protocol
US20020052707A1 (en) * 2000-02-16 2002-05-02 Peter Fuhrmann Communications network having a time-controlled communication protocol
US8380481B2 (en) 2000-03-28 2013-02-19 Ionipas Transfer Company, Llc Conveying data from a hardware device to a circuit simulation
US8160863B2 (en) * 2000-03-28 2012-04-17 Ionipas Transfer Company, Llc System and method for connecting a logic circuit simulation to a network
US20020101824A1 (en) * 2000-03-28 2002-08-01 Ziedman Robert M. System and method for connecting a logic circuit simulation to a network
US20110125479A1 (en) * 2000-03-28 2011-05-26 Robert Marc Zeidman Use of hardware peripheral devices with software simulations
US8195442B2 (en) 2000-03-28 2012-06-05 Ionipas Transfer Company, Llc Use of hardware peripheral devices with software simulations
US20040158353A1 (en) * 2000-05-30 2004-08-12 Poterek Michael G. Inspection equipment integrity enhancement system
US20040037325A1 (en) * 2000-06-28 2004-02-26 Hans-Jurgen Busch Method and device for time-synchronized relaying of signals
US7418012B2 (en) * 2000-06-28 2008-08-26 Grundig Multimedia B.V. Method and device for time-synchronized relaying of signals
US7068609B2 (en) 2000-08-09 2006-06-27 Broadcom Corporation Method and apparatus for performing wire speed auto-negotiation
US6859508B1 (en) * 2000-09-28 2005-02-22 Nec Electronics America, Inc. Four dimensional equalizer and far-end cross talk canceler in Gigabit Ethernet signals
US8437330B2 (en) 2000-12-01 2013-05-07 Intel Corporation Antenna control system and method
US9924468B2 (en) 2000-12-01 2018-03-20 Intel Corporation Antenna control system and method
US9775115B2 (en) 2000-12-01 2017-09-26 Intel Corporation Antenna control system and method
US8155096B1 (en) 2000-12-01 2012-04-10 Ipr Licensing Inc. Antenna control system and method
US9225395B2 (en) 2000-12-01 2015-12-29 Intel Corporation Antenna control system and method
US20070041483A1 (en) * 2001-01-24 2007-02-22 Matsushita Electric Industrial Co., Ltd. Clock recovery circuit
US8687606B2 (en) 2001-02-01 2014-04-01 Intel Corporation Alternate channel for carrying selected message types
US8638877B2 (en) 2001-02-01 2014-01-28 Intel Corporation Methods, apparatuses and systems for selective transmission of traffic data using orthogonal sequences
US8274954B2 (en) 2001-02-01 2012-09-25 Ipr Licensing, Inc. Alternate channel for carrying selected message types
US9247510B2 (en) 2001-02-01 2016-01-26 Intel Corporation Use of correlation combination to achieve channel detection
US20040038686A1 (en) * 2001-04-05 2004-02-26 Theodore Buot Allocation period determination for packet data
US7649864B2 (en) * 2001-04-05 2010-01-19 Nokia Corporation Allocation period determination for packet data
US6888826B1 (en) * 2001-06-06 2005-05-03 Applied Micro Circuits Corporation Pointer generator design that provides multiple outputs that can be synchronized to different clocks
US9014118B2 (en) 2001-06-13 2015-04-21 Intel Corporation Signaling for wireless communications
US6687638B2 (en) * 2001-08-10 2004-02-03 General Hills, Inc. Inspection equipment integrity enhancement system
US8532586B2 (en) 2001-12-06 2013-09-10 Intellectual Ventures Holding 73 Llc High data rate transmitter and receiver
US7257156B2 (en) * 2001-12-06 2007-08-14 Pulse˜Link, Inc. Systems and methods for equalization of received signals in a wireless communication network
US8744389B2 (en) 2001-12-06 2014-06-03 Intellectual Ventures Holding 73 Llc High data rate transmitter and receiver
US8045935B2 (en) 2001-12-06 2011-10-25 Pulse-Link, Inc. High data rate transmitter and receiver
US20050201456A1 (en) * 2001-12-06 2005-09-15 Ismail Lakkis Systems and methods for equalization of received signals in a wireless communication network
US7929596B2 (en) 2001-12-06 2011-04-19 Pulse-Link, Inc. Ultra-wideband communication apparatus and methods
US20030237041A1 (en) * 2002-06-25 2003-12-25 Cole Robert M. System and method for transferring data on a data link
US20030237038A1 (en) * 2002-06-25 2003-12-25 Cole Robert M. System and method for forward error correction
US7296211B2 (en) 2002-06-25 2007-11-13 Lockheed Martin Corporation System and method for transferring data on a data link
US7076724B2 (en) 2002-06-25 2006-07-11 Lockheed Martin Corporation System and method for forward error correction
US7664063B2 (en) * 2002-07-12 2010-02-16 Nokia Corporation Announcing information service through broadcasting or multicasting
US20060092906A1 (en) * 2002-07-12 2006-05-04 Toni Paila Annnouncing information service through broadcasting or multicasting
US20050201282A1 (en) * 2002-08-28 2005-09-15 Howard Michael L. Optimization of subnetwork bandwidth based on desired subscription rates
US7502321B2 (en) * 2002-08-28 2009-03-10 Matsushita Electric Works, Ltd. Optimization of subnetwork bandwidth based on desired subscription rates
US20050018777A1 (en) * 2003-01-28 2005-01-27 Kameran Azadet Method and apparatus for reducing noise in an unbalanced channel using common mode component
US8126078B2 (en) * 2003-01-28 2012-02-28 Agere Systems Inc. Method and apparatus for reducing noise in an unbalanced channel using common mode component
US20080279320A1 (en) * 2003-05-21 2008-11-13 Atmel Corporation Bi-directional single wire interface
US7457291B2 (en) 2003-06-18 2008-11-25 Institute Of Radio Engineering And Electronics Of Ras Method and apparatus for generating preamble using chaotic sequence
EP1489776A2 (en) * 2003-06-18 2004-12-22 Samsung Electronics Co., Ltd. Method and apparatus for generating preamble using chaotic sequence
EP1489776A3 (en) * 2003-06-18 2006-09-20 Samsung Electronics Co., Ltd. Method and apparatus for generating preamble using chaotic sequence
US20050036479A1 (en) * 2003-06-18 2005-02-17 Samsung Electronics Co., Ltd. Method and apparatus for generating preamble using chaotic sequence
US7406118B2 (en) * 2003-09-11 2008-07-29 Xilinx, Inc. Programmable logic device including programmable multi-gigabit transceivers
US20080291256A1 (en) * 2004-01-21 2008-11-27 Silverbrook Research Pty Ltd Printer with a data capture device to identify a print sample
US20090311026A1 (en) * 2004-01-21 2009-12-17 Silverbrook Research Pty Ltd Method of Printing Onto Web Media
US20100220161A1 (en) * 2004-01-21 2010-09-02 Silverbrook Research Pty Ltd Modular Ink Delivery Assembly
US20090279934A1 (en) * 2004-01-21 2009-11-12 Silverbrook Research Pty Ltd Media Cartridge Having Drive Roller
WO2006081306A3 (en) * 2005-01-27 2009-05-07 Interdigital Tech Corp Generation of perfectly secret keys in wireless communication networks
US8238551B2 (en) 2005-01-27 2012-08-07 Interdigital Technology Corporation Generation of perfectly secret keys in wireless communication networks
KR101247173B1 (ko) * 2005-01-27 2013-03-26 인터디지탈 테크날러지 코포레이션 무선 통신 네트워크에서 완벽한 비밀키의 생성
KR100960635B1 (ko) 2005-01-27 2010-06-07 인터디지탈 테크날러지 코포레이션 무선 통신 네트워크에서 완벽한 비밀키의 생성
US20070177729A1 (en) * 2005-01-27 2007-08-02 Interdigital Technology Corporation Generation of perfectly secret keys in wireless communication networks
US9130693B2 (en) 2005-01-27 2015-09-08 Interdigital Technology Corporation Generation of perfectly secret keys in wireless communication networks
US20060182170A1 (en) * 2005-02-14 2006-08-17 Advantest Corporation Jitter measurement apparatus, jitter measurement method, test apparatus and electronic device
US7957458B2 (en) * 2005-02-14 2011-06-07 Advantest Corporation Jitter measurement apparatus, jitter measurement method, test apparatus and electronic device
US11271666B2 (en) 2005-04-22 2022-03-08 Audinate Holdings Pty Limited Methods for transporting digital media
US20060280182A1 (en) * 2005-04-22 2006-12-14 National Ict Australia Limited Method for transporting digital media
US9398091B2 (en) 2005-04-22 2016-07-19 Audinate Pty Limited Methods for transporting digital media
US9003009B2 (en) 2005-04-22 2015-04-07 Audinate Pty Limited Methods for transporting digital media
US8005939B2 (en) 2005-04-22 2011-08-23 Audinate Pty Limited Method for transporting digital media
US8478856B2 (en) 2005-04-22 2013-07-02 Audinate Pty Limited Method for transporting digital media
US10097296B2 (en) 2005-04-22 2018-10-09 Audinate Pty Limited Methods for transporting digital media
US10461872B2 (en) 2005-04-22 2019-10-29 Audinate Pty Limited Methods for transporting digital media
US20100228881A1 (en) * 2005-04-22 2010-09-09 Audinate Pty Limited Method for transporting digital media
US11764890B2 (en) 2005-04-22 2023-09-19 Audinate Holdings Pty Limited Methods for transporting digital media
US7747725B2 (en) 2005-04-22 2010-06-29 Audinate Pty. Limited Method for transporting digital media
US8054865B1 (en) * 2005-05-16 2011-11-08 Frost Edward G Methods and apparatus for masking and securing communications transmissions
US20070036353A1 (en) * 2005-05-31 2007-02-15 Interdigital Technology Corporation Authentication and encryption methods using shared secret randomness in a joint channel
US9350464B2 (en) 2005-07-08 2016-05-24 Telcom Ventures, Llc Method and system for mitigating co-channel interference
US8406701B2 (en) 2005-07-08 2013-03-26 Telcom Ventures, Llc Method and system for mitigating co-channel interference
US20070010210A1 (en) * 2005-07-08 2007-01-11 Rajendra Singh Method and system for mitigating co-channel interference
US20090286488A1 (en) * 2005-07-08 2009-11-19 Telcom Ventures, Llc Method and system for mitigating co-channel interference
US7583935B2 (en) 2005-07-08 2009-09-01 Telcom Ventures, Llc Method and system for mitigating co-channel interference
US7668151B2 (en) 2005-07-15 2010-02-23 Samsung Electronics Co., Ltd. Time synchronizing method and apparatus based on time stamp
WO2007011130A1 (en) * 2005-07-15 2007-01-25 Samsung Electronics Co., Ltd. Time synchronizing method and apparatus based on time stamp
US20070025481A1 (en) * 2005-07-15 2007-02-01 Samsung Electronics Co., Ltd. Time synchronizing method and apparatus based on time stamp
US8280046B2 (en) 2005-09-12 2012-10-02 Interdigital Technology Corporation Method and system for deriving an encryption key using joint randomness not shared by others
US20070058808A1 (en) * 2005-09-12 2007-03-15 Interdigital Technology Corporation Method and system for deriving an encryption key using joint randomness not shared by others
WO2007065062A2 (en) * 2005-11-30 2007-06-07 Motorola, Inc. Method and system for improving time of arrival (toa) measurements in a wireless communication network
WO2007065062A3 (en) * 2005-11-30 2008-01-17 Motorola Inc Method and system for improving time of arrival (toa) measurements in a wireless communication network
US20070121679A1 (en) * 2005-11-30 2007-05-31 Strutt Guenael J Method and system for improving time of arrival (TOA) measurements in a wirless communication network
US7653004B2 (en) 2005-11-30 2010-01-26 Motorola, Inc. Method and system for improving time of arrival (TOA) measurements in a wireless communication network
US20090268708A1 (en) * 2005-12-23 2009-10-29 Nxp B.V. Flow control mechanisms on synchronous serial tdma bus
US9571397B2 (en) * 2005-12-23 2017-02-14 Optis Circuit Technology, Llc Flow control mechanisms on synchronous serial TDMA bus
WO2007081657A2 (en) * 2006-01-03 2007-07-19 Telcom Ventures Llc Use of timing and synchronization of an orthogonal frequency division multiplex in combined satellite-terrestrial network
US20070197241A1 (en) * 2006-01-03 2007-08-23 Telcom Ventures, Llc Use of timing and synchronization of an orthogonal frequency division multiplex in combined satellite-terrestrial network
WO2007081657A3 (en) * 2006-01-03 2007-11-29 Telcom Ventures Llc Use of timing and synchronization of an orthogonal frequency division multiplex in combined satellite-terrestrial network
CN101416435B (zh) * 2006-03-06 2012-04-04 格罗方德半导体公司 高速双向发信号的非对称控制
GB2448651A (en) * 2006-03-06 2008-10-22 Advanced Micro Devices Inc Asymmetric control of high-speed bidirectional signalling
WO2007102981A2 (en) * 2006-03-06 2007-09-13 Advanced Micro Devices, Inc. Asymmetric control of high-speed bidirectional signaling
WO2007102981A3 (en) * 2006-03-06 2007-11-29 Advanced Micro Devices Inc Asymmetric control of high-speed bidirectional signaling
GB2448651B (en) * 2006-03-06 2010-11-17 Advanced Micro Devices Inc Asymmetric control of high-speed bidirectional signalling
US8279912B2 (en) 2006-03-13 2012-10-02 Plx Technology, Inc. Tranceiver non-linearity cancellation
US20070211794A1 (en) * 2006-03-13 2007-09-13 Teranetics, Inc. Tranceiver non-linearity cancellation
US20070248118A1 (en) * 2006-04-19 2007-10-25 Nafea Bishara Adaptive Speed Control for MAC-PHY Interfaces
US20070248122A1 (en) * 2006-04-19 2007-10-25 Bruce Hamilton Methods and systems relating to distributed time markers
US8553720B2 (en) 2006-04-19 2013-10-08 Marvell World Trade Ltd. Adaptive speed control for MAC-PHY interfaces
US9210107B2 (en) 2006-04-19 2015-12-08 Marvell World Trade Ltd. Method and apparatus for adjusting a rate at which data is transferred, within a network device, from a media access controller to a memory connected between the media access controller and a physical-layer device
US9740455B2 (en) 2006-04-19 2017-08-22 Marvell World Trade Ltd. Apparatus and method for adjusting a rate at which data is transferred from a media access controller to a memory in a physical-layer circuit
US8966109B2 (en) 2006-04-21 2015-02-24 Audinate Pty Limited Systems, methods and computer-readable media for configuring receiver latency
US10291944B2 (en) 2006-04-21 2019-05-14 Audinate Pty Limited Systems, methods and computer-readable media for configuring receiver latency
US9479573B2 (en) 2006-04-21 2016-10-25 Audinate Pty Limited Systems, methods and computer-readable media for configuring receiver latency
US20070258378A1 (en) * 2006-05-05 2007-11-08 Bruce Hamilton Methods and systems relating to distributed time markers
US7454535B2 (en) * 2006-05-12 2008-11-18 Texas Instruments Incorporated Bidirectional data repeater switch
US20080001625A1 (en) * 2006-05-12 2008-01-03 Texas Instruments, Incorporated Bidirectional data repeater switch
US10805371B2 (en) 2006-05-17 2020-10-13 Audinate Pty Ltd. Transmitting and receiving media packet streams
US8411679B2 (en) 2006-05-17 2013-04-02 Audinate Pty Limited Redundant media packet streams
US8913612B2 (en) 2006-05-17 2014-12-16 Audinate Pty Limited Redundant media packet streams
US9178927B2 (en) 2006-05-17 2015-11-03 Audinate Pty Limited Transmitting and receiving media packet streams
US11811837B2 (en) 2006-05-17 2023-11-07 Audinate Holdings Pty Limited Redundant media packet streams
US11252212B2 (en) 2006-05-17 2022-02-15 Audinate Holdings Pty Limited Redundant media packet streams
US9979767B2 (en) 2006-05-17 2018-05-22 Audinate Pty Limited Transmitting and receiving media packet streams
US7978696B2 (en) 2006-05-17 2011-07-12 Audinate Pty Limited Redundant media packet streams
US9860291B2 (en) 2006-05-17 2018-01-02 Audinate Pty Limited Redundant media packet streams
US10536499B2 (en) 2006-05-17 2020-01-14 Audinate Pty Limited Redundant media packet streams
US20100046383A1 (en) * 2006-05-17 2010-02-25 Audinate Pty Limited Transmitting and Receiving Media Packet Streams
US20090274149A1 (en) * 2006-05-17 2009-11-05 Audinate Pty Limited Redundant Media Packet Streams
US20070286319A1 (en) * 2006-06-08 2007-12-13 Antony Cleitus Bidirectional communication system and calibrator
US7643954B2 (en) * 2006-06-08 2010-01-05 Opnext Japan, Inc. Bidirectional communication system and calibrator
GB2456098A (en) * 2006-10-31 2009-07-08 Advanced Micro Devices Inc Memory system including a high speed serial buffer
GB2456098B (en) * 2006-10-31 2011-11-09 Advanced Micro Devices Inc Memory system including a high-speed serial buffer
WO2008054694A1 (en) * 2006-10-31 2008-05-08 Advanced Micro Devices, Inc. Memory system including a high-speed serial buffer
US7817444B2 (en) 2006-11-30 2010-10-19 Adc Gmbh Detachable cable manager
WO2008115860A1 (en) * 2007-03-19 2008-09-25 Teranetics, Inc. Selection of filter coefficients for tranceiver non-linearity signal cancellation
US7957456B2 (en) 2007-03-19 2011-06-07 Plx Technology, Inc. Selection of filter coefficients for tranceiver non-linearity signal cancellation
US20080242330A1 (en) * 2007-03-27 2008-10-02 Rajendra Singh Method and system of distributing transmissions in a wireless data transmission system
US20080242238A1 (en) * 2007-03-27 2008-10-02 Telcom Ventures Llc Method and system for improving the spectral efficiency of a data communication link
US8165578B2 (en) 2007-03-27 2012-04-24 Telcom Ventures, Llc Method and system for improving the spectral efficiency of a data communication link
US8095145B2 (en) 2007-03-27 2012-01-10 Telcom Ventures, Llc Method and system of distributing transmissions in a wireless data transmission system
US8744346B2 (en) 2007-03-27 2014-06-03 Telcom Ventures, Llc Method and system for improving the spectral efficiency of a data communication link
US8243752B2 (en) * 2007-04-04 2012-08-14 Marvell World Trade Ltd. Long-reach ethernet for 1000BASE-T and 10GBASE-T
US20090080459A1 (en) * 2007-04-04 2009-03-26 Ozdal Barkan Long-reach ethernet for 1000BASE-T and 10GBASE-T
US8824502B2 (en) 2007-04-04 2014-09-02 Marvell World Trade Ltd. Long-reach Ethernet for 1000BASE-T and 10GBASE-T
US8171152B2 (en) 2007-05-11 2012-05-01 Audinate Pty Limited Systems, methods and computer-readable media for configuring receiver latency
US11831935B2 (en) 2007-05-11 2023-11-28 Audinate Holdings Pty Limited Systems, methods and computer-readable media for configuring receiver latency
US11019381B2 (en) 2007-05-11 2021-05-25 Audinate Pty Limited Systems, methods and computer-readable media for configuring receiver latency
US20090059797A1 (en) * 2007-08-31 2009-03-05 Northcutt J Duane Ensuring physical locality of entities sharing data
US8233432B2 (en) * 2007-08-31 2012-07-31 Silicon Image, Inc. Ensuring physical locality of entities sharing data
US9497103B2 (en) 2008-02-29 2016-11-15 Audinate Pty Limited Isochronous local media network for performing discovery
US11677485B2 (en) 2008-02-29 2023-06-13 Audinate Holdings Pty Limited Network devices, methods and/or systems for use in a media network
WO2009126187A1 (en) * 2008-04-09 2009-10-15 Conexant Systems, Inc. Cooperative mimo for alien noise cancellation (comac) for upstream vdsl systems
US7876791B2 (en) * 2008-07-24 2011-01-25 Samsung Electronics Co., Ltd. Synchronizing apparatus and method in packet network
US20100020909A1 (en) * 2008-07-24 2010-01-28 Jung Hong-Kyu Synchronizing apparatus and method in packet network
DE102009032300B4 (de) * 2009-07-09 2012-02-23 Hochschule RheinMain University of Applied Sciences Wiesbaden Rüsselsheim Geisenheim Serielles Multi-Clock Interface System
DE102009032300A1 (de) * 2009-07-09 2011-01-13 Hochschule RheinMain RheinMain University of Applied Sciences Wiesbaden Rüsselsheim Geisenheim Serielles Multi-Clock Interface System
US20110013705A1 (en) * 2009-07-16 2011-01-20 Hung-Ming Lin Transmitting device
US8422573B2 (en) * 2009-07-16 2013-04-16 Aspeed Technology Inc. Transmitting device
US20110051819A1 (en) * 2009-08-26 2011-03-03 Sheng Lin System and method for transmitter electromagnetic interference (emi) reduction
US8462880B2 (en) * 2009-08-26 2013-06-11 Micrel, Inc. System and method for transmitter electromagnetic interference (EMI) reduction
US9112629B2 (en) * 2009-12-17 2015-08-18 Telefonaktiebolaget L M Ericsson (Publ) Configuration of synchronisation network having synchronization trails for time sync and frequency sync
US20130039220A1 (en) * 2009-12-17 2013-02-14 Stefano Ruffini Configuration of synchronisation network having synchronization trails for time sync and frequency sync
US20110194630A1 (en) * 2010-02-10 2011-08-11 Yang Hua-Lung Systems and methods for reporting radio link failure
US9853803B1 (en) 2011-01-27 2017-12-26 Marvell International Ltd. Single pair PHY with auto-negotiation
US9130746B1 (en) 2011-01-27 2015-09-08 Marvell International Ltd. Single pair PHY with auto-negotiation
US9241065B2 (en) 2011-05-09 2016-01-19 Intelligent Decisions, Inc. Systems, methods, and devices for testing communication lines
US8737573B2 (en) 2011-05-09 2014-05-27 Intelligent Decisions, Inc. Systems, methods, and devices for testing communication lines
US9350423B2 (en) * 2011-06-30 2016-05-24 The Boeing Company Methods and system for increasing data transmission rates across a three-phase power system
US9673863B2 (en) 2011-06-30 2017-06-06 The Boeing Company Methods and system for increasing data transmission rates across a three-phase power system
US20130003756A1 (en) * 2011-06-30 2013-01-03 Mitchell Timothy M Methods and system for increasing data transmission rates across a three-phase power system
US10720969B2 (en) 2011-08-17 2020-07-21 Skyline Partners Technology Llc Radio with spatially-offset directional antenna sub-arrays
US11134491B2 (en) 2011-08-17 2021-09-28 Skyline Partners Technology Llc Radio with antenna array and multiple RF bands
US11343684B2 (en) 2011-08-17 2022-05-24 Skyline Partners Technology Llc Self organizing backhaul radio
US11283192B2 (en) 2011-08-17 2022-03-22 Skyline Partners Technology Llc Aperture-fed, stacked-patch antenna assembly
US11271613B2 (en) 2011-08-17 2022-03-08 Skyline Partners Technology Llc Radio with spatially-offset directional antenna sub-arrays
US10708918B2 (en) 2011-08-17 2020-07-07 Skyline Partners Technology Llc Electronic alignment using signature emissions for backhaul radios
US10716111B2 (en) * 2011-08-17 2020-07-14 Skyline Partners Technology Llc Backhaul radio with adaptive beamforming and sample alignment
US20220286873A1 (en) * 2011-08-17 2022-09-08 Skyline Partners Technology Llc Self organizing backhaul radio
US10735979B2 (en) 2011-08-17 2020-08-04 Skyline Partners Technology Llc Self organizing backhaul radio
US11160078B2 (en) 2011-08-17 2021-10-26 Skyline Partners Technology, Llc Backhaul radio with adaptive beamforming and sample alignment
US10932267B2 (en) 2012-04-16 2021-02-23 Skyline Partners Technology Llc Hybrid band radio with multiple antenna arrays
US10135518B2 (en) 2012-11-15 2018-11-20 Novelsat Ltd. Echo cancellation in communication transceivers
CN104184508A (zh) * 2013-05-24 2014-12-03 财团法人交大思源基金会 应用于多输入多输出通信系统的双向中继传输的装置及方法
US10700733B2 (en) 2013-12-05 2020-06-30 Skyline Partners Technology Llc Advanced backhaul services
US11303322B2 (en) 2013-12-05 2022-04-12 Skyline Partners Technology Llc Advanced backhaul services
US9887880B1 (en) 2014-01-06 2018-02-06 Marvell International Ltd Auto-negotiation over a single twisted wire pair
US10177983B1 (en) 2014-01-06 2019-01-08 Marvell International Ltd. Auto-negotiation over a single twisted wire pair
US10505808B1 (en) 2014-01-06 2019-12-10 Marvell International Ltd. Auto-negotiation over a single twisted wire pair
US9565646B1 (en) 2014-06-25 2017-02-07 Sprint Communications Company L.P. Detection of base station synchronization failure
US10194339B1 (en) 2014-06-25 2019-01-29 Sprint Communications Company L.P. Detection of base station synchronization failure
US9591498B1 (en) * 2014-06-25 2017-03-07 Sprint Communications Company L.P. Detection of base station synchronization failure
US20160018443A1 (en) * 2014-07-21 2016-01-21 Tektronix, Inc. Method for determining a correlated waveform on a real time oscilloscope
US20160094256A1 (en) * 2014-09-30 2016-03-31 Stmicroelectronics S.R.L. System for the correction of the phase error of two in-phase and quadrature signals, corresponding device and method
US9479208B2 (en) * 2014-09-30 2016-10-25 Stmicroelectronics S.R.L. System for the correction of the phase error of two in-phase and quadrature signals, corresponding device and method
US20180006709A1 (en) * 2015-01-14 2018-01-04 Novelsat Ltd. Echo cancellation with transmitter-side pre-filtering
US10148344B2 (en) * 2015-01-14 2018-12-04 Novelsat Ltd. Echo cancellation with transmitter-side pre-filtering
US9843492B2 (en) * 2015-04-15 2017-12-12 Cisco Technology, Inc. Ethernet data rate selection based on cable parameters
US20160308742A1 (en) * 2015-04-15 2016-10-20 Cisco Technology, Inc. Ethernet Data Rate Selection Based on Cable Parameters
US20160380791A1 (en) * 2015-06-25 2016-12-29 Intel Corporation Interference estimation
US9876659B2 (en) * 2015-06-25 2018-01-23 Intel Corporation Interference estimation
US9918163B1 (en) * 2015-06-29 2018-03-13 Amazon Technologies, Inc. Asynchronous clock frequency domain acoustic echo canceller
US10116432B1 (en) 2015-11-13 2018-10-30 Anritsu Company Real-time phase synchronization of a remote receiver with a measuring instrument
US10003453B1 (en) 2015-11-13 2018-06-19 Anritsu Company Phase synchronization of measuring instruments using free space transmission
US9964585B1 (en) * 2015-11-13 2018-05-08 Anritsu Company Exact phase synchronization of a remote receiver with a measurement instrument
CN108291951A (zh) * 2015-12-14 2018-07-17 斯梅奥公司 利用至少三个信号接收站的系统和方法
US10236958B2 (en) * 2016-03-21 2019-03-19 University Of Science And Technology Of China Method for signal transmission to multiple user equipments utilizing reciprocity of wireless channel
US10461918B2 (en) * 2016-04-29 2019-10-29 Megachips Technology America Corporation Data transmission system
US20190028262A1 (en) * 2016-04-29 2019-01-24 Megachips Technology America Corporation Data transmission system
US10462153B2 (en) * 2016-05-18 2019-10-29 Innogy Innovation Gmbh Peer-to-peer network and node of a peer-to-peer network
US10439615B2 (en) * 2016-08-02 2019-10-08 Altera Corporation Dynamic clock-data phase alignment in a source synchronous interface circuit
US10218360B2 (en) * 2016-08-02 2019-02-26 Altera Corporation Dynamic clock-data phase alignment in a source synchronous interface circuit
US20190149154A1 (en) * 2016-08-02 2019-05-16 Altera Corporation Dynamic clock-data phase alignment in a source synchronous interface circuit
US11232655B2 (en) 2016-09-13 2022-01-25 Iocurrents, Inc. System and method for interfacing with a vehicular controller area network
US10650621B1 (en) 2016-09-13 2020-05-12 Iocurrents, Inc. Interfacing with a vehicular controller area network
CN110024328A (zh) * 2016-10-30 2019-07-16 张惠明 一种具有控制平面网络的通信网络
US10230353B2 (en) 2017-03-03 2019-03-12 Apsidon, Inc. Nonlinear signal filtering
US11711178B2 (en) 2017-04-28 2023-07-25 Panasonic Intellectual Property Corporation Of America Measurement apparatus and measurement method
US11283557B2 (en) * 2017-04-28 2022-03-22 Panasonic Intellectual Property Corporation Of America Measurement apparatus and measurement method
US10830974B2 (en) * 2017-11-13 2020-11-10 Ortronics, Inc. Hybridized cable assembly
US20190146169A1 (en) * 2017-11-13 2019-05-16 Ortronics, Inc. Hybridized Cable Assembly
US10588089B1 (en) * 2018-09-21 2020-03-10 Qualcomm Incorporated Mitigation of calibration errors
US11166239B2 (en) * 2018-09-21 2021-11-02 Qualcomm Incorporated Mitigation of calibration errors
US11863468B2 (en) * 2019-04-19 2024-01-02 Marvell Asia Pte Ltd Control of ethernet link-partner GPIO using OAM
US20200336439A1 (en) * 2019-04-19 2020-10-22 Marvell Asia Pte, Ltd. Control of ethernet link-partner gpio using oam
US11323435B2 (en) 2019-05-08 2022-05-03 The Boeing Company Method and apparatus for advanced security systems over a power line connection
US11290148B2 (en) * 2020-02-20 2022-03-29 Realtek Semiconductor Corporation Operation method and receiver device
WO2021183091A1 (en) 2020-03-13 2021-09-16 Tsaruk Oleksandr Vasylyovych Method of quick connection of pstn modems and pstn modem with fast connection according to such method
US11736621B2 (en) 2020-03-13 2023-08-22 Oleksandr Vasylyovych TSARUK Method of quick connection of PSTN modems and PSTN modem with fast connection according to such method
US20210351961A1 (en) * 2020-05-08 2021-11-11 Nxp B.V. Channel equalizer and corresponding operating method
US11588668B2 (en) * 2020-05-08 2023-02-21 Nxp B.V. Channel equalizer and corresponding operating method
CN114499698A (zh) * 2020-11-09 2022-05-13 莱克电气股份有限公司 一种同步信号处理方法、装置、设备及存储介质
US11799599B2 (en) * 2021-02-25 2023-10-24 Marvell Asia Pte Ltd Measuring reception quality of a Differential Manchester Encoded signal
US20220271877A1 (en) * 2021-02-25 2022-08-25 Marvell Asia Pte Ltd Measuring reception quality of a differential Manchester encoded signal
US20230094838A1 (en) * 2021-07-07 2023-03-30 Sri International Precision two-way time transfer over meteorburst communications channels
WO2023283300A1 (en) * 2021-07-07 2023-01-12 Sri International Precision two-way time transfer over meteorburst communications channels

Also Published As

Publication number Publication date
US6377640B2 (en) 2002-04-23
IL134287A0 (en) 2001-04-30
WO1999007077A2 (en) 1999-02-11
EP1021884A2 (en) 2000-07-26
US20020181633A1 (en) 2002-12-05
WO1999007077A3 (en) 1999-04-08
AU8684098A (en) 1999-02-22
CA2302466A1 (en) 1999-02-11

Similar Documents

Publication Publication Date Title
US6377640B2 (en) Means and method for a synchronous network communications system
US6904110B2 (en) Channel equalization system and method
Stojanovic Channel-limited high-speed links: Modeling, analysis and design
USRE46142E1 (en) Modem with voice processing capability
US6985492B1 (en) Voice gateway with voice synchronization
EP1238489B1 (en) Voice gateway with downstream voice synchronization
US11121955B2 (en) Retimer data communication modules
US20010033583A1 (en) Voice gateway with downstream voice synchronization
US8401064B1 (en) Systems, circuits and methods for adapting parameters of components in a receiver
US10181968B2 (en) System and method for backchannel closed loop feedback for channel equalization over Ethernet
US8654830B1 (en) Systems, circuits and methods for adapting parameters of a linear equalizer in a receiver
US8416846B1 (en) Systems, circuits and methods for adapting taps of a decision feedback equalizer in a receiver
US8638895B2 (en) Extension of Ethernet PHY to channels with bridged tap wires
WO2000062470A1 (en) Universal synchronous network system for internet processor and web operating environment
EP1173949A1 (en) Universal synchronous network system for internet processor and web operating environment
EP1942607A2 (en) Cable modem with voice processing capability
Healey Challenges and solutions for standards-based serial 10 Gb/s backplane Ethernet
Enteshari High-speed Access Over Copper Wiring
JP2005168047A (ja) ギガビット・イーサネット送受信機
Gitlin et al. Topics in Digital Communications

Legal Events

Date Code Title Description
AS Assignment

Owner name: STANFORD SYNCOM INC., CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TRANS, FRANCOIS;REEL/FRAME:009362/0914

Effective date: 19980731

AS Assignment

Owner name: CHUAN, LEOW BAN, SINGAPORE

Free format text: SECURITY AGREEMENT;ASSIGNOR:SAPPHIRE COMMUNICATIONS, INC.;REEL/FRAME:013731/0343

Effective date: 20020529

AS Assignment

Owner name: B.C. LEOW, SINGAPORE

Free format text: OWNERSHIP TRANSFER;ASSIGNOR:SAPPHIRE COMMUNICATIONS, INC.;REEL/FRAME:015083/0476

Effective date: 20040413

FEPP Fee payment procedure

Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
STCH Information on status: patent discontinuation

Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362

FP Lapsed due to failure to pay maintenance fee

Effective date: 20100423