US20010035792A1 - Two stage low noise amplifier - Google Patents

Two stage low noise amplifier Download PDF

Info

Publication number
US20010035792A1
US20010035792A1 US09/770,335 US77033501A US2001035792A1 US 20010035792 A1 US20010035792 A1 US 20010035792A1 US 77033501 A US77033501 A US 77033501A US 2001035792 A1 US2001035792 A1 US 2001035792A1
Authority
US
United States
Prior art keywords
stage
differential signal
amplifier
input
operable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/770,335
Other versions
US6400224B2 (en
Inventor
Ranjit Gharpurey
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to US09/770,335 priority Critical patent/US6400224B2/en
Assigned to TEXAS INSTRUMENTS INCORPORATED reassignment TEXAS INSTRUMENTS INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GHARPUREY, RANJIT
Publication of US20010035792A1 publication Critical patent/US20010035792A1/en
Application granted granted Critical
Publication of US6400224B2 publication Critical patent/US6400224B2/en
Adjusted expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/189—High-frequency amplifiers, e.g. radio frequency amplifiers
    • H03F3/19—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only
    • H03F3/193—High-frequency amplifiers, e.g. radio frequency amplifiers with semiconductor devices only with field-effect devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/45—Differential amplifiers
    • H03F3/45071—Differential amplifiers with semiconductor devices only
    • H03F3/45076—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier
    • H03F3/45179—Differential amplifiers with semiconductor devices only characterised by the way of implementation of the active amplifying circuit in the differential amplifier using MOSFET transistors as the active amplifying circuit
    • H03F3/45183—Long tailed pairs
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/72—Gated amplifiers, i.e. amplifiers which are rendered operative or inoperative by means of a control signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2200/00—Indexing scheme relating to amplifiers
    • H03F2200/372—Noise reduction and elimination in amplifier
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F2203/00—Indexing scheme relating to amplifiers with only discharge tubes or only semiconductor devices as amplifying elements covered by H03F3/00
    • H03F2203/45—Indexing scheme relating to differential amplifiers
    • H03F2203/45704—Indexing scheme relating to differential amplifiers the LC comprising one or more parallel resonance circuits

Definitions

  • the present invention relates in general to radio frequency receiver technology and more particularly to a two stage low noise amplifier.
  • radio frequency filters provide outputs which are single ended.
  • typical receiver implementations require differential signals in order to take advantage of isolation benefits.
  • current radio receiver implementations use off chip balun circuits which increases the cost for the receiver.
  • effective receivers need to have frequency trimming and image rejection capabilities. Therefore, it is desirable to have a receiver circuit that can provide the necessary capabilities in a more effective manner.
  • a need has arisen for a receiver circuit that can perform single to differential conversion with frequency tuning and image rejection functions.
  • a two stage low noise amplifier circuit is provided that substantially eliminates or reduces disadvantages and problems associated with conventional receiver implementations.
  • a two stage low noise amplifier that includes a first stage performing single to differential conversion of an input signal.
  • a second stage receives a differential signal from the first stage.
  • the second stage performs differential tuning of a center operating frequency in order to provide image rejection of the differential signal.
  • the present invention provides various technical advantages over conventional receiver implementations. For example, one technical advantage is to provide single to differential conversion, frequency tuning, and image rejection in an amplifier circuit design on a single semiconductor device. Another technical advantage is to eliminate a need for A.C. coupling and D.C. bias level shifting between stages of an amplifier circuit design. Yet another technical advantage is to provide single to differential conversion without a loss in amplifier gain. Other technical advantages may be readily apparent to those skilled in the art from the following figures, description, and claims.
  • FIG. 1 illustrates a block diagram of a two stage low noise amplifier
  • FIGS. 2 A-C illustrate circuit diagrams of the two stage low noise amplifier.
  • FIG. 1 is a block diagram of a two stage low noise amplifier 10 .
  • Amplifier 10 includes a first stage 12 and a second stage 14 .
  • First stage 12 receives an input signal V IN .
  • First stage 12 converts the single ended input signal V IN to a differential signal V A and V B .
  • Second stage 14 receives the differential signal V A and V B from first stage 12 .
  • Second stage 14 performs image rejection on the differential signal V A and V B and generates a differential output V + and V ⁇ .
  • First stage 12 and second stage 14 each receive control signals over a control bus 16 to provide a tuning capability for a center operating frequency of amplifier 10 .
  • FIGS. 2 A-C show a simplified circuit implementation for amplifier 10 .
  • FIG. 2A shows the circuit implementation of first stage 12 .
  • First stage 12 receives input signal V IN at transistor Q 10 .
  • Single to differential conversion occurs through the generation of V A and V B that is presented to second stage 14 .
  • inductor L 1 is a short at D.C.
  • the D.C. bias level or common mode level for second stage 14 is identical at V A and V B .
  • the D.C. bias level can be varied within first stage 12 by varying the drop across resistor R 2 in response to adjusting the current level through current source I 1 . In this manner, the D.C. bias level can be placed at an optimal bias point for second stage 14 .
  • FIGS. 2B shows the circuit implementation for second stage 14 .
  • the differential signal V A and V B is passed to second stage 14 without any loss in amplifier gain. This is accomplished by eliminating any A.C. coupling between first stage 12 and second stage 14 and the use of D.C. bias level shifters there between.
  • A.C. coupling include capacitors that cause a gain loss due to bottom plate parasitics.
  • D.C. bias level shifters require a source follower that also results in a loss in amplifier gain.
  • Second stage 14 performs image rejection at a first image frequency by about 20 db for typical heterodyne applications, especially at a center operating frequency of 1.9 GHz with a local oscillator of 1.6 GHz to place the image at 1.3 GHz.
  • FIG. 2C shows how the center operating frequency can be tuned by switching on or off transistors Q 21 Q 22 , Q 23 , Q 31 Q 32 , and Q 33 in order to activate capacitors C 21 , C 22 , C 23 , C 31 , C 32 , and C 33 , respectively, within the circuit.
  • Amplifier 10 operates with low power consumption that is beneficial for use in radio frequency topologies. Single to differential conversion is achieved on chip without any loss in gain. A voltage developed across a tuned load at radio frequencies is used to drive a differential stage. Image rejection is provided through the two stage structure. Also, amplifier 10 uses two tank circuits tuned to the same frequency.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

A two stage low noise amplifier (10) includes a first stage (12) and a second stage (14). The first stage (12) receives an input signal (VIN), performs single to differential conversion on the input signal (VIN), and generates an input differential signal (VA and VB) therefrom. A bias level of the input differential signal (VA and VB) may be adjusted to an optimal bias point of the second stage (14). The first stage (12) provides the input differential signal (VA and VB) to the second stage (14) without any loss in amplifier gain. The second stage (14) performs image rejection on the input differential signal (VA and VB) and generates an output differential signal (V+ and V−) therefrom. The first stage (12) and the second stage (14) include a tuning circuit to adjust a center operating frequency of the amplifier (10). The first stage (12) and the second stage (14) receive control signals from a control bus (16) in order to adjust the center operating frequency.

Description

    TECHNICAL FIELD OF THE INVENTION
  • The present invention relates in general to radio frequency receiver technology and more particularly to a two stage low noise amplifier. [0001]
    • BACKGROUND OF THE INVENTION
  • In radio frequency receiver topologies, radio frequency filters provide outputs which are single ended. However, typical receiver implementations require differential signals in order to take advantage of isolation benefits. In order to obtain differential signals though, current radio receiver implementations use off chip balun circuits which increases the cost for the receiver. Also, effective receivers need to have frequency trimming and image rejection capabilities. Therefore, it is desirable to have a receiver circuit that can provide the necessary capabilities in a more effective manner. [0002]
    • SUMMARY OF THE INVENTION
  • From the foregoing, it may be appreciated by those skilled in the art that a need has arisen for a receiver circuit that can perform single to differential conversion with frequency tuning and image rejection functions. In accordance with the present invention, a two stage low noise amplifier circuit is provided that substantially eliminates or reduces disadvantages and problems associated with conventional receiver implementations. [0003]
  • According to an embodiment of the present invention, there is provided a two stage low noise amplifier that includes a first stage performing single to differential conversion of an input signal. A second stage receives a differential signal from the first stage. The second stage performs differential tuning of a center operating frequency in order to provide image rejection of the differential signal. [0004]
  • The present invention provides various technical advantages over conventional receiver implementations. For example, one technical advantage is to provide single to differential conversion, frequency tuning, and image rejection in an amplifier circuit design on a single semiconductor device. Another technical advantage is to eliminate a need for A.C. coupling and D.C. bias level shifting between stages of an amplifier circuit design. Yet another technical advantage is to provide single to differential conversion without a loss in amplifier gain. Other technical advantages may be readily apparent to those skilled in the art from the following figures, description, and claims. [0005]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • For a more complete understanding of the present invention and the advantages thereof, reference is now made to the following description taken in conjunction with the accompanying drawings, wherein like reference numerals represent like parts, in which: [0006]
  • FIG. 1 illustrates a block diagram of a two stage low noise amplifier; [0007]
  • FIGS. [0008] 2A-C illustrate circuit diagrams of the two stage low noise amplifier.
    • DETAILED DESCRIPTION OF THE INVENTION
  • FIG. 1 is a block diagram of a two stage [0009] low noise amplifier 10. Amplifier 10 includes a first stage 12 and a second stage 14. First stage 12 receives an input signal VIN. First stage 12 converts the single ended input signal VIN to a differential signal VA and VB. Second stage 14 receives the differential signal VA and VB from first stage 12. Second stage 14 performs image rejection on the differential signal VA and VB and generates a differential output V+ and V−. First stage 12 and second stage 14 each receive control signals over a control bus 16 to provide a tuning capability for a center operating frequency of amplifier 10.
  • FIGS. [0010] 2A-C show a simplified circuit implementation for amplifier 10. FIG. 2A shows the circuit implementation of first stage 12. First stage 12 receives input signal VIN at transistor Q10. Single to differential conversion occurs through the generation of VA and VB that is presented to second stage 14. Since inductor L1 is a short at D.C., the D.C. bias level or common mode level for second stage 14 is identical at VA and VB. The D.C. bias level can be varied within first stage 12 by varying the drop across resistor R2 in response to adjusting the current level through current source I1. In this manner, the D.C. bias level can be placed at an optimal bias point for second stage 14.
  • FIGS. 2B shows the circuit implementation for [0011] second stage 14. The differential signal VA and VB is passed to second stage 14 without any loss in amplifier gain. This is accomplished by eliminating any A.C. coupling between first stage 12 and second stage 14 and the use of D.C. bias level shifters there between. A.C. coupling include capacitors that cause a gain loss due to bottom plate parasitics. D.C. bias level shifters require a source follower that also results in a loss in amplifier gain.
  • [0012] Second stage 14 performs image rejection at a first image frequency by about 20 db for typical heterodyne applications, especially at a center operating frequency of 1.9 GHz with a local oscillator of 1.6 GHz to place the image at 1.3 GHz. FIG. 2C shows how the center operating frequency can be tuned by switching on or off transistors Q21 Q22, Q23, Q31 Q32, and Q33 in order to activate capacitors C21, C22, C23, C31, C32, and C33, respectively, within the circuit.
  • [0013] Amplifier 10 operates with low power consumption that is beneficial for use in radio frequency topologies. Single to differential conversion is achieved on chip without any loss in gain. A voltage developed across a tuned load at radio frequencies is used to drive a differential stage. Image rejection is provided through the two stage structure. Also, amplifier 10 uses two tank circuits tuned to the same frequency.
  • Thus, it is apparent that there has been provided, in accordance with the present invention, a low noise amplifier that satisfies the advantages set forth above. Although the present invention has been described in detail, it should be understood that various changes, substitutions, and alterations may be readily ascertainable by those skilled in the art and may be made herein without departing from the spirit and scope of the present invention as defined by the following claims. [0014]

Claims (20)

What is claimed is:
1. A two stage low noise amplifier, comprising:
a first stage operable to perform single to differential conversion of an input signal;
a second stage operable to receive a differential signal from the first stage, the second stage operable to perform differential tuning of a center operating frequency in order to provide image rejection of the differential signal.
2. The amplifier of
claim 1
, wherein the first and second stages operate on a single integrated circuit.
3. The amplifier of
claim 1
, wherein the first stage performs single to differential conversion without a loss in gain.
4. The amplifier of
claim 1
, wherein image rejection of about 20 db occurs at a first image frequency.
5. The amplifier of
claim 1
, wherein the first stage is operable to adjust an input bias level of the differential signal presented to the second stage.
6. The amplifier of
claim 5
, wherein the second stage is operable to set an output bias level independently of the input bias level.
7. The amplifier of
claim 1
, wherein the second stage is operable to generate an output differential signal associated with the input signal.
8. The amplifier of
claim 1
, wherein the first stage presents the differential signal to the second stage without any A.C. coupling.
9. The amplifier of
claim 1
, wherein the first stage presents the differential signal to the second stage without any D.C. bias level shifting.
10. The amplifier of
claim 1
, wherein the first stage provides the differential signal at the optimal bias point of the second stage.
11. A two stage low noise amplifier, comprising:
a first stage operable to perform single to differential conversion of an input signal, the first stage operable to generate an input differential signal from the input signal, the first stage including a first tuning circuit operable to adjust a center operating frequency of the amplifier, the first tuning circuit operable to receive control signals to adjust the center operating frequency, the first stage operable to vary a bias level of the input differential signal;
a second stage operable to receive the input differential signal from the first stage, the second stage operable to perform image rejection on the input differential signal, the second stage including a second tuning circuit operable to adjust the center operating frequency, the first tuning circuit operable to receive the control signals to adjust the center operating frequency, the second stage operable to generate an output differential signal.
12. The amplifier of
claim 11
, wherein the first and second tuning circuits include a series of transistors operable to activate corresponding transistors in response to the control signals.
13. The amplifier of
claim 11
, wherein the second stage includes a current source operable to adjust a bias level of the output differential signal independent of a bias level of the input differential signal.
14. The amplifier of
claim 11
, wherein the first stage provides the input differential signal to the second stage without any loss in amplifier gain.
15. The amplifier of
claim 11
, wherein the first and second stages include tank circuits tuned to a same frequency.
16. A method of generating a differential signal, comprising:
receiving an input signal;
converting the input signal into an input differential signal;
performing image rejection on the input differential signal;
generating an output differential signal in response to the input differential signal;
adjusting a center operating frequency associated with the input and output differential signals.
17. The method of
claim 16
, further comprising:
varying a bias level of the input differential signal.
18. The method of
claim 17
 further comprising:
varying a bias level of the output differential signal independently of the bias level of the input differential signal.
19. The method of
claim 17
, wherein the bias level of the input differential signal is varied to an optimal bias point of the second stage.
20. The method of
claim 16
, wherein the first stage provides the input differential signal to the second stage without any loss in amplifier gain.
US09/770,335 2000-01-31 2001-01-26 Two stage low noise amplifier Expired - Lifetime US6400224B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US09/770,335 US6400224B2 (en) 2000-01-31 2001-01-26 Two stage low noise amplifier

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US17931300P 2000-01-31 2000-01-31
US09/770,335 US6400224B2 (en) 2000-01-31 2001-01-26 Two stage low noise amplifier

Publications (2)

Publication Number Publication Date
US20010035792A1 true US20010035792A1 (en) 2001-11-01
US6400224B2 US6400224B2 (en) 2002-06-04

Family

ID=26875212

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/770,335 Expired - Lifetime US6400224B2 (en) 2000-01-31 2001-01-26 Two stage low noise amplifier

Country Status (1)

Country Link
US (1) US6400224B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7592872B2 (en) 2007-10-10 2009-09-22 Atmel Corporation Differential amplifier with single ended output

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6509799B1 (en) * 2000-11-09 2003-01-21 Intel Corporation Electrically tuned integrated amplifier for wireless communications
US7376407B2 (en) * 2005-04-28 2008-05-20 Microtune (Texas), L.P. System and method for dynamic impedance tuning to minimize return loss
TWI325221B (en) * 2006-04-04 2010-05-21 Realtek Semiconductor Corp Low noise amplifier and low noise amplifying method of dynamically adjusting a bias voltage when switching gain modes to improve linearity
US7468634B2 (en) * 2006-09-13 2008-12-23 Realtek Semiconductor Corp. Apparatus for converting single-ended signal into differential signal
US7671685B2 (en) * 2006-12-06 2010-03-02 Broadcom Corporation Method and system for a low power fully differential noise cancelling low noise amplifier
US7468635B2 (en) * 2007-03-07 2008-12-23 Motorola, Inc. Wideband digital single-to-differential converter and method of forming same
US20090075597A1 (en) * 2007-09-18 2009-03-19 Ofir Degani Device, system, and method of low-noise amplifier
US7705683B2 (en) * 2008-06-19 2010-04-27 Broadcom Corporation Method and system for processing signals via an integrated low noise amplifier having configurable input signaling mode

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5625307A (en) * 1992-03-03 1997-04-29 Anadigics, Inc. Low cost monolithic gallium arsenide upconverter chip
US5974306A (en) * 1994-10-12 1999-10-26 Hewlett-Packard Company Time-share I-Q Mixer system with distribution switch feeding in-phase and quadrature polarity inverters

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7592872B2 (en) 2007-10-10 2009-09-22 Atmel Corporation Differential amplifier with single ended output

Also Published As

Publication number Publication date
US6400224B2 (en) 2002-06-04

Similar Documents

Publication Publication Date Title
US6600897B1 (en) Satellite-broadcasting receiving converter with a plurality of output terminals
US4937516A (en) Balanced voltage-current converter and double-balanced mixer circuit comprising such a converter
US6850753B2 (en) Tunable low noise amplifier and current-reused mixer for a low power RF application
US6510314B1 (en) Mixer circuit with output stage for implementation on integrated circuit
WO1994026037A1 (en) Self-oscillating mixer circuits and methods therefor
US4461042A (en) Transistor balanced mixer
WO2004021565A2 (en) Current driven polyphase filters and method of operation
EP0166626B1 (en) Frequency conversion apparatus
US20010018334A1 (en) Upconverter mixer circuit
US6400224B2 (en) Two stage low noise amplifier
US20060091944A1 (en) I/Q quadrature demodulator
US6687494B1 (en) Low power radio telephone image reject mixer
EP0789450A2 (en) An efficient RF CMOS amplifier with increased transconductance
US7511557B2 (en) Quadrature mixer circuit and RF communication semiconductor integrated circuit
US6744308B1 (en) System and method for establishing the input impedance of an amplifier in a stacked configuration
JPH05259766A (en) Integrated circuit equipped with variable gain amplifier
EP0696870B1 (en) Double tuned and band-switchable RF circuit with balanced output signals
US6754478B1 (en) CMOS low noise amplifier
US7126424B2 (en) Interface circuit for connecting to an output of a frequency converter
US5732344A (en) Additive HF mixer
US5748049A (en) Multi-frequency local oscillators
US7109795B2 (en) Amplifier-mixer device
JPS61125211A (en) Mixing amplifier circuit
US5410744A (en) HF mixer stage having a common base circuit
US7286810B1 (en) Capacitor load mixer with PAM function

Legal Events

Date Code Title Description
AS Assignment

Owner name: TEXAS INSTRUMENTS INCORPORATED, TEXAS

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GHARPUREY, RANJIT;REEL/FRAME:011509/0123

Effective date: 20000605

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12