US20010035586A1 - Chip size package semiconductor device without an interposer and method of forming the same - Google Patents

Chip size package semiconductor device without an interposer and method of forming the same Download PDF

Info

Publication number
US20010035586A1
US20010035586A1 US09/166,176 US16617698A US2001035586A1 US 20010035586 A1 US20010035586 A1 US 20010035586A1 US 16617698 A US16617698 A US 16617698A US 2001035586 A1 US2001035586 A1 US 2001035586A1
Authority
US
United States
Prior art keywords
elastic modulus
resin layer
low elastic
semiconductor chip
modulus resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/166,176
Other versions
US6344696B2 (en
Inventor
Hirofumi Nakamura
Masamoto Tago
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Godo Kaisha IP Bridge 1
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP9-271323 priority Critical
Priority to JP09-271323 priority
Priority to JP27132397A priority patent/JP3152180B2/en
Application filed by NEC Corp filed Critical NEC Corp
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NAKAMURA, HIROFUMI, TAGO, MASAMOTO
Publication of US20010035586A1 publication Critical patent/US20010035586A1/en
Application granted granted Critical
Publication of US6344696B2 publication Critical patent/US6344696B2/en
Assigned to GODO KAISHA IP BRIDGE 1 reassignment GODO KAISHA IP BRIDGE 1 ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Anticipated expiration legal-status Critical
Application status is Expired - Lifetime legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3114Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48464Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area also being a ball bond, i.e. ball-to-ball
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015Shape
    • H01L2924/10155Shape being other than a cuboid
    • H01L2924/10157Shape being other than a cuboid at the active surface
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1517Multilayer substrate
    • H01L2924/15182Fan-in arrangement of the internal vias
    • H01L2924/15183Fan-in arrangement of the internal vias in a single layer of the multilayer substrate
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

The present invention provides a semiconductor chip having a bonding face to be mounted onto a mother board, wherein a low elastic modulus resin layer is provided in contact directly with the bonding face of the semiconductor chip without intervening any interposer to form a chip size package, and the low elastic modulus resin layer has at least a conductive pattern of a build-up type, and wherein the low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between the semiconductor chip and the mother board.

Description

    BACKGROUND OF THE INVENTION
  • The present invention relates to a chip size package semiconductor device and a method of forming the same. [0001]
  • The chip size package is a package minimized in size and weight. There have been known various types of the chip size packages. Some kinds of the conventional chip size packages will be described with reference to the accompanying drawings. [0002]
  • FIG. 1 is a cross sectional elevation view illustrative of a first conventional chip size package. A silicon chip [0003] 2 is bonded onto a printed wiring board 14 by a flip chip bonding method. The silicon chip 2 has a flip chip bonding surface which has electrode pads on which gold bumps 13 are formed. The printed wiring board 14 also has a flip chip bonding surface which has bonding pads 15. The silicon chip 2 is bonded onto the printed wiring board 14 through the gold bumps 13, whereby a gap or a space is formed between the silicon chip 2 and the printed wiring board 14. The gap or space between the silicon chip 2 and the printed wiring board 14 is sealed with a sealing resin 12. The printed wiring board 14 has an opposite surface to the flip chip bonding surface, wherein the opposite surface has an array of solder balls 20 which has a larger pitch than the electrode pad pitch of the silicon chip 2, so as to enable the printed wiring board 14 to make an electrical connection through the larger-pitched solder balls 20 to a mother board not illustrated, wherein the printed wiring board 14 serves as an interposer. This interposer allows the electrode pitch of the silicon chip to be much more narrowed than the necessary pitch of the solder balls 20 for the required external connection to the mother board.
  • FIG. 2 is a cross sectional elevation view illustrative of a second conventional chip size package. A silicon chip [0004] 2 is bonded onto a carrier tape 18. The silicon chip 2 has a bonding surface which has electrode pads on which gold bumps 13 are formed. The carrier tape 18 also has a bonding surface bonded with the silicon chip 2. The silicon chip 2 is bonded onto the carrier tape 18 through the gold bumps 13 and an adhesive 17. The carrier tape 18 also has an opposite surface to the bonding surface, wherein the opposite surface has an array of solder balls 20 which has a larger pitch than the electrode pad pitch of the silicon chip 2, so as to enable the carrier tape 18 to make an electrical connection through the larger-pitched solder balls 20 to a mother board not illustrated, wherein the carrier tape 18 serves as an interposer. This interposer allows the electrode pitch of the silicon chip to be much more narrowed than the necessary pitch of the solder balls 20 for the required external connection to the mother board.
  • FIG. 3 is a cross sectional elevation view illustrative of a third conventional chip size package. A silicon chip [0005] 2 is bonded onto a printed wiring board 14 by a face-up bonding method. The silicon chip 2 has a face-up bonding surface which has electrode pads. The printed wiring board 14 also has a bonding surface which has bonding pads. The silicon chip 2 is placed on the printed wiring board 14 so that the electrode pads on the face-up bonding face are bonded through gold wirings 19 to the pads of the printed wiring board 14. The face-up bonding face of the silicon chip 2 and the pads of the printed wiring board 14 are sealed with a sealing resin 26 so that the gold wirings 19 are buried within the sealing resin 26. The printed wiring board 14 has an opposite surface to the bonding surface, wherein the opposite surface has an array of solder balls 20 which has a larger pitch than the electrode pad pitch of the silicon chip 2, so as to enable the printed wiring board 14 to make an electrical connection through the larger-pitched solder balls 20 to the mother board, wherein the printed wiring board 14 serves as an interposer. This interposer allows the electrode pitch of the silicon chip to be much more narrowed than the necessary pitch of the solder balls 20 for the required external connection to the mother board.
  • Further, in Japanese laid-open patent publication No. 7-231020, a fourth conventional chip size package is disclosed, wherein projecting bonding pads are formed on a bonding face of the silicon chip so that the bonding pads of the silicon chip are bonded through a pre-preg layer to bumps on a bonding face of a printed wiring board which further has an opposite face to the bonding face, where the opposite face has area pads. [0006]
  • When the second conventional chip size package is bounded on the mother board, a thermal expansion coefficient of the silicon chip [0007] 2 suppresses a thermal expansion coefficient of the carrier tape 18, resulting in a large difference in thermal expansion coefficient of the carrier tape 18 from the mother board. The large difference in thermal expansion coefficient of the carrier tape 18 from the mother board results in application of a large stress to the solder balls 20 in a test, whereby a crank is formed at connecting portions of the solder balls 20. As a result, an electrical disconnection might appear. In order to solve this problem, a resin with a low elasticity is inserted into a gap between the carrier tape 18 and the silicon chip 2. This conventional technique is disclosed in Japanese laid-open patent publication No. 8-504063.
  • An area array of external contacts on a silicon chip was proposed so called as “C4”. This “C4” process has been practiced by IBM Corporation. [0008]
  • The foregoing conventional chip size packages have the following problems. [0009]
  • In order to form the conventional chip size packages, the silicon chip is bonded on the interposer such as the printed wiring board or the carrier tape and further the interposer with the silicon chip is mounted on the mother board. Namely, the silicon chip is bonded through the interposer onto the mother board, for which reason it is difficult for the conventional chip size packages to reduce the size, thickless, weight and the manufacturing cost. Namely, the interposer such as the printed wiring board or the carrier tape increases the size, thickness, weight and the manufacturing cost. [0010]
  • In accordance with the above “C4” process, external connective contacts are formed on an insulating film of the silicon chip, for which reason when the package is mounted on the mother board, a gap is formed between the package and the mother board. This gas is required to be sealed with a sealing resin. This increases the manufacturing cost and also makes it difficult to repair defective part of the package. Namely, the insulation film is an insulation film normally and often used in the manufacturing processes of the silicon chip. This insulating film has a high elastic constant. This insulating film is thin and a thickness is not larger than 10 micrometers. For those reasons, this insulating film is incapable of realization of the above thermal stress due to the large difference in thermal expansion efficient between the silicon chip and the mother board. It is therefore required to seal the gap between the silicon chip and the mother board with the sealing resin. Namely, the silicon chip and the mother board are bonded by the sealing resin, for which reason it is difficult to repair nay defective part of the package. [0011]
  • As in the “C4” type package, the resin layer as the insulating layer is formed on the silicon wafer and further the external connective contacts are formed on the resin layer before the silicon wafer is cut to form silicon chips, whereby parts of the silicon chip circuit are shown on the cutting section. The resin is built up over the silicon wafer to form external connective electrode contacts before the wafer is cut by dicer to form chips, whereby the cutting sections are exposed to atmosphere having a high humidity. [0012]
  • In the above circumstances, it had been required to develop a novel chip size package free from the above problems. [0013]
  • SUMMARY OF THE INVENTION
  • Accordingly, it is an object of the present invention to provide a novel chip size package free from the above problems. [0014]
  • It is a further object of the present invention to provide a novel chip size package remarkably reduced in size. [0015]
  • It is a still further object of the present invention to provide a novel chip size package remarkably reduced in weight. [0016]
  • It is yet a further object of the present invention to provide a novel chip size package remarkably reduced in thickness. [0017]
  • It is a further more object of the present invention to provide a novel chip size package which may be formed at a low manufacturing cost. [0018]
  • It is still more object of the present invention to provide a novel chip size package capable of a highly reliable electrical connection to a mother board. [0019]
  • It is moreover object of the present invention to provide a novel chip size package capable of preventing exposure of cutting sections of the silicon chip circuits to atmosphere such as a humidity rich atmosphere. [0020]
  • The present invention provides a semiconductor chip having a bonding face to be mounted onto a mother board, wherein a low elastic modulus resin layer is provided in contact directly with the bonding face of the semiconductor chip without intervening any interposer to form a chip size package, and the low elastic modulus resin layer has at least a conductive pattern of a build-up type, and wherein the low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between the semiconductor chip and the mother board. [0021]
  • The above and other objects, features and advantages of the present invention will be apparent from the following descriptions.[0022]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • Preferred embodiments according to the present invention will be described in detail with reference to the accompanying drawings. [0023]
  • FIG. 1 is a cross sectional elevation view illustrative of a first conventional chip size package. [0024]
  • FIG. 2 is a cross sectional elevation view illustrative of a second conventional chip size package. [0025]
  • FIG. 3 is a cross sectional elevation view illustrative of a third conventional chip size package. [0026]
  • FIG. 4A is a plane view illustrative of a novel chip size package semiconductor device in a first embodiment in accordance with the present invention. [0027]
  • FIG. 4B is a cross sectional elevation view illustrative of a novel chip size package semiconductor device taken along an A-A line of FIG. 4A in a first embodiment in accordance with the present invention. [0028]
  • FIGS. 5A through 5I are cross sectional elevation views illustrative of novel chip size package semiconductor devices in sequential steps involved in a novel fabrication method in a first embodiment in accordance with the present invention. [0029]
  • FIG. 6 is a cross sectional elevation view illustrative of a novel chip size package semiconductor device in a second embodiment in accordance with the present invention. [0030]
  • FIGS. 7A through 7I are cross sectional elevation views illustrative of novel chip size package semiconductor devices in sequential steps involved in a novel fabrication method in a second embodiment in accordance with the present invention. [0031]
  • FIG. 8 is a cross sectional elevation view illustrative of a novel chip size package semiconductor device in a third embodiment in accordance with the present invention. [0032]
  • FIGS. 9A through 9K are cross sectional elevation views illustrative of novel chip size package semiconductor devices in sequential steps involved in a novel fabrication method in a first embodiment in accordance with the present invention.[0033]
  • DISCLOSURE OF THE INVENTION
  • The first present invention provides a semiconductor chip having a bonding face to be mounted onto a mother board, wherein a low elastic modulus resin layer is provided in contact directly with the bonding face of the semiconductor chip without intervening any interposer to form a chip size package, and the low elastic modulus resin layer has at least a conductive pattern of a build-up type, and wherein the low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between the semiconductor chip and the mother board. [0034]
  • It is preferable that the bonding face of the semiconductor chip has area type conductive pads provided in a peripheral region thereof. [0035]
  • It is also preferable that the low elastic modulus resin layer is so thick as to have a thickness of not more than 20 micrometers. [0036]
  • It is also preferable that the low elastic modulus resin layer has an elastic modulus of not higher than 200 kgf/mm[0037] 2.
  • It is further preferable that the low elastic modulus resin layer has an elastic modulus of not higher than 10 kgf/mm[0038] 2.
  • It is also preferable that the semiconductor chip comprises a silicon chip. [0039]
  • It is also preferable that the low elastic modulus resin layer extends to cover cutting sections of the semiconductor chip [0040]
  • It is also preferable that the conductive pattern of the build-up type has a thickness of not less than 5 micrometers. [0041]
  • The second present invention provides a chip size package having a semiconductor chip having a bonding face to be mounted onto a mother board, wherein a low elastic modulus resin layer is provided in contact directly with the bonding face of the semiconductor chip without intervening any interposer, and the low elastic modulus resin layer has holes positioned over conductive pads on the bonding face of the semiconductor chip, and conductive patterns of a build-up type are formed which extend from the conductive pads to externally connective contacts over the low elastic modulus resin layer, and further a solder resist layer is further provided to cover parts of the externally connective contacts and also cover the low elastic modulus resin layer, and wherein the low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between the semiconductor chip and the mother board. [0042]
  • It is preferable that the bonding face of the semiconductor chip has area type conductive pads provided in a peripheral region thereof. [0043]
  • It is also preferable that the low elastic modulus resin layer is so thick as to have a thickness of not more than 20 micrometers. [0044]
  • It is also preferable that the low elastic modulus resin layer has an elastic modulus of not higher than 200 kgf/mm[0045] 2.
  • It is further preferable that the low elastic modulus resin layer has an elastic modulus of not higher than 10 kgf/mm[0046] 2.
  • It is also preferable that the semiconductor chip comprises a silicon chip. [0047]
  • It is also preferable that the low elastic modulus resin layer extends to cover cutting sections of the semiconductor chip. [0048]
  • It is also preferable that the conductive pattern of the build-up type has a thickness of not less than 5 micrometers. [0049]
  • The third present invention provides a method of forming a semiconductor chip having a bonding face to be mounted onto a mother board. The method comprises the steps of: forming a low elastic modulus resin layer in contact directly with the bonding face of the semiconductor chip without intervening any interposer to form a chip size package; and forming at least a conductive pattern of a build-up type in the low elastic modulus resin layer, and wherein the low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between the semiconductor chip and the mother board. [0050]
  • It is preferable that area type conductive pads are further formed in a peripheral region of the bonding face of the semiconductor chip. [0051]
  • It is also preferable that the low elastic modulus resin layer is so formed as to have a thickness of not more than 20 micrometers. [0052]
  • It is also preferable that the low elastic modulus resin layer is formed by selecting a resin material which has an elastic modulus of not higher than 200 kgf/mm[0053] 2.
  • It is further preferable that the low elastic modulus resin layer is formed by selecting a resin material which has an elastic modulus of not higher than 10 kgf/mm[0054] 2.
  • It is also preferable that scribe grooves are formed in the semiconductor chip and then the low elastic modulus resin layer is so formed as to fill the scribe grooves to cover walls of the scribe grooves, so that the semiconductor chip is cut along the scribe grooves whereby cutting sections of the semiconductor chips are covered with the low elastic modulus resin layer. [0055]
  • It is also preferable that the conductive pattern of the build-up type is formed to have a thickness of not less than 5 micrometers. [0056]
  • Preferred Embodiments First Embodiment
  • A first embodiment according to the present invention will be described in detail with reference to FIGS. 4A and 4B. FIG. 4A is a plane view illustrative of a novel chip size package semiconductor device in a first embodiment in accordance with the present invention. FIG. 4B is a cross sectional elevation view illustrative of a novel chip size package semiconductor device taken along an A-A line of FIG. 4A in a first embodiment in accordance with the present invention. [0057]
  • The novel chip size package semiconductor device has a silicon chip [0058] 2 which is square-shaped. Aluminum pads 3 are provided on the surface of the silicon chip 2. The aluminum pads 3 are positioned in peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to four sides of the square-shaped silicon chip 2. A low elastic modulus resin layer 4 is provided in directly contact with a surface of the silicon chip 2. The low elastic modulus resin layer 4 has holes which are positioned over the aluminum pads 3, whereby the holes are also positioned in the peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to the four sides of the square-shaped silicon chip 2. Electrically conductive plugs 6 are provided in the holes and over the low elastic modulus resin layer 4 in the vicinity of the holes, so that the electrically conductive plugs 6 are positioned in peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to four sides of the square-shaped silicon chip 2. Externally connective contacts 5 are also provided over the low elastic modulus resin layer 4, so that the externally connective contacts 5 are positioned inside of the electrically conductive plugs 6 to form dual alignments extending in parallel to the four sides of the square-shaped silicon chip 2, whereby the dual alignments of the externally connective contacts 5 form a grid array. A solder resist layer 1 is provided over the low elastic modulus resin layer 4. The solder resist layer 1 overlies electrically conductive patterns 7, wherein the electrically conductive patterns 7 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6.
  • The externally connective contacts S may comprise a copper plated layer which has a thickness of 10 micrometers. The low elastic modulus resin layer [0059] 4 may comprise a low elastic modulus epoxy resin which has a thickness of 40 micrometers. The low elastic modulus resin layer 4 may have an elastic modulus in the range of 1-10 kgf/mm2. The holes of the low elastic modulus resin layer 4 may have a size of 50 micrometers. The electrically conductive plugs 6 may be made of a silver epoxy. The electrically conductive patterns 7 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6. The solder resist layer 1 may be optionally photo-sensitive and has a thickness in the range of 10-20 micrometers.
  • As a modification to the above first embodiment, none of electrically conductive patterns [0060] 7 may be formed whilst the electrically conductive plugs 6 have extending portions which extend over the low elastic modulus resin layer 4, so that the extending portions of the electrically conductive plugs 6 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6.
  • The above novel chip size package semiconductor device to be mounted onto a mother board may be formed as follows. FIGS. 5A through 5I are cross sectional elevation views illustrative of novel chip size package semiconductor devices in sequential steps involved in a novel fabrication method in a first embodiment in accordance with the present invention. [0061]
  • With reference to FIG. 5A, a silicon chip [0062] 2 is prepared before electrode pads 3 are formed on a surface of the silicon chip 2. The electrode pads 3 may be made of aluminum The electrode pads 3 may optionally be plated with gold. A polyimide film 8 is selectively formed to form a part of interconnection layers. As a modification, a silicon nitride film may be formed in place of the polyimide film 8. Further, alternatively, no polyimide film nor silicon nitride film may be formed.
  • With reference to FIG. 5B, a low elastic modulus resin layer [0063] 4 is formed which extends over the polyimide film 8 and the surface of the silicon chip 2. The low elastic modulus resin layer 4 may be formed by applying a liquid type resin over the polyimide film 8 and the surface of the silicon chip 2 by use of a spin coater, a curtain coater or a slot coater before the applied resin is dried and subsequently cured. Alternatively, the low elastic modulus resin layer 4 may be formed by laminating a dry film type resin over the polyimide film 8 and the surface of the silicon chip 2 by use of a laminator before the laminated resin is cured
  • With reference to FIG. 5C, holes are formed in the low elastic modulus resin layer [0064] 4, so that the holes are positioned over the electrode pads 3, whereby parts of the electrode pads 3 are shown through the holes. Electrically conductive pastes 6 a are filled into the holes so that the electrically conductive pastes 6 a are made into contact with the electrode pads 3. The holes of the low elastic modulus resin layer 4 may be formed by irradiation of a laser beam onto the low elastic modulus resin layer 4, so that the parts of the electrode pads 3 are shown through the holes. Alternatively, if the low elastic modulus resin layer 4 is made of a photo-sensitive resin material, then the holes may be formed by exposure and subsequent development processes.
  • With reference to FIG. 5D, a sputter metal film [0065] 10 is formed which extends over the low elastic modulus resin layer 4 and the electrically conductive pastes 6 a by use of a sputtering method. The sputter metal film 10 has a thickness of about 1 micrometers and comprise a Cr—Pd—Cu layer or a W—Pd—Cu layer. Alternatively, the metal film 10 may comprise an electroless-plating copper film having a thickness in the range of 1-2 micrometers.
  • With reference to FIG. 5E, a plating resist film [0066] 11 is formed over the sputter metal films 10. The plating resist film 11 has a thickness in the range of 10-40 micrometers. The thickness of the plating resist film 11 is decided to correspond to an electroplating copper film.
  • With reference to FIG. 5F, the plating resist film [0067] 11 is then subjected to an exposure and subsequent development to pattern the plating resist film 11, whereby a plating resist mask 11′ is formed, and also whereby the sputter metal films 10 and parts of the low elastic modulus resin layer 4 are shown through apertures of the plating resist mask 11′.
  • With reference to FIG. 5G, electroplating copper films [0068] 6 b are selectively formed in the apertures of the plating resist mask 11′ and over the sputter metal films 10 and parts of the low elastic modulus resin layer 4, whereby the electroplating copper films 6 b are made into contact with the sputter metal films 10.
  • With reference to FIG. 5H, the plating resist mask [0069] 11′ is removed, whereby parts of the sputter metal films 10 are shown through apertures of the electro-plating copper films 6 b. The shown parts of the sputter metal films 10 are chemically removed by an etching method using a soft etchant including hydrogen peroxide and sulfuric acid. Alternatively, the shown parts of the sputter metal films 10 may physically be removed by a polishing method using a buff or a brush.
  • With reference to FIG. 5I, a solder resist layer [0070] 1 is selectively formed over the low elastic modulus resin layer 4 and parts of the electro-plating copper films 6 b, so that parts of the electro-plating copper films 6 b are shown through apertures of the solder resist layer 1, whereby the shown parts of the electroplating copper films 6 b serve as the externally connective contacts 5. Further, solder balls may if any be formed on the externally connective contacts 5 to form projecting externally connective contacts.
  • In accordance with the first novel chip size package of this embodiment, the low elastic modulus resin layer is provided in directly contact with the surface of the silicon chip and externally connective contacts or electrodes of build-up type are formed on the low elastic modulus resin layer without intervening any interposer such as a printed circuit board or a carrier tape. No provision of any interposer reduces the weight of the chip size package. No provision of any interposer reduces also reduces thickness of the chip size package. Usually, the interposer is likely to be expensive. No provision of any interposer reduces the manufacturing cost. [0071]
  • Further, the low elastic modulus resin layer has a sufficiently low elastic modulus and a sufficiently large thickness for allowing relaxation of the stress due to a large difference in thermal expansion coefficient between the silicon chip and the mother board, thereby securing electrical connection between the silicon chip and the mother board. [0072]
  • Second Embodiment
  • A second embodiment according to the present invention will be described in detail with reference to FIGS. 6. FIG. 6 is a cross sectional elevation view illustrative of a novel chip size package semiconductor device in a second embodiment in accordance with the present invention. [0073]
  • The novel chip size package semiconductor device has a silicon chip [0074] 2 which is square-shaped. Aluminum pads 3 are provided on the surface of the silicon chip 2. The aluminum pads 3 are positioned in peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to four sides of the square-shaped silicon chip 2. A low elastic modulus resin layer 4 is provided in directly contact with a surface of the silicon chip 2. The low elastic modulus resin layer 4 has holes which are positioned over the aluminum pads 3, whereby the holes are also positioned in the peripheral regions of the surface of the silicon chip 2 and her aligned in parallel to the four sides of the square-shaped silicon chip 2. Electrically conductive plugs 6 are provided in the holes and over the low elastic modulus resin layer 4 in the vicinity of the holes, so that the electrically conductive plugs 6 are positioned in peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to four sides of the square-shaped silicon chip 2. Externally connective contacts 5 are also provided over the low elastic modulus resin layer 4, so that the externally connective contacts 5 are positioned inside of the electrically conductive plugs 6 to form dual alignments extending in parallel to the four sides of the square-shaped silicon chip 2, whereby the dual alignments of the externally connective contacts 5 form a grid array. A solder resist layer 1 is provided over the low elastic modulus resin layer 4. The solder resist layer 1 overlies electrically conductive patterns 7, wherein the electrically conductive patterns 7 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6.
  • The externally connective contacts [0075] 5 may comprise a copper plated layer which has a thickness of 10 micrometers. The low elastic modulus resin layer 4 may comprise a low elastic modulus epoxy resin which has a thickness of 40 micrometers. The low elastic modulus resin layer 4 may have an elastic modulus in the range of 1-10 kgf/mm2. The holes of the low elastic modulus resin layer 4 may have a size of 50 micrometers. The electrically conductive plugs 6 may be made of a silver epoxy. The electrically conductive patterns 7 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6. The solder resist layer 1 may be optionally photo-sensitive and has a thickness in the range of 10-20 micrometers.
  • As a modification to the above first embodiment, none of electrically conductive patterns [0076] 7 may be formed whilst the electrically conductive plugs 6 have extending portions which extend over the low elastic modulus resin layer 4, so that the extending portions of the electrically conductive plugs 6 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6.
  • The above novel chip size package semiconductor device to be mounted onto a mother board may be formed as follows. FIGS. 7A through 7I are cross sectional elevation views illustrative of novel chip size package semiconductor devices in sequential steps involved in a novel fabrication method in a second embodiment in accordance with the present invention. [0077]
  • With reference to FIG. 7A, a silicon chip [0078] 2 is prepared before electrode pads 3 are formed on a surface of the silicon chip 2. The electrode pads 3 may be made of aluminum. The electrode pads 3 may optionally be plated with gold. A polyimide film 8 is selectively formed to form a part of interconnection layers. As a modification, a silicon nitride film may be formed in place of the polyimide film 8. Further, alternatively, no polyimide film nor silicon nitride film may be formed.
  • With reference to FIG. 7B, a low elastic modulus resin layer [0079] 4 is formed which extends over the polyimide film 8 and the surface of the silicon chip 2. The low elastic modulus resin layer 4 may be formed by applying a liquid type resin over the polyimide film 8 and the surface of the silicon chip 2 by use of a spin coater, a curtain coater or a slot coater before the applied resin is dried and subsequently cured. Alternatively, the low elastic modulus resin layer 4 may be formed by laminating a dry film type resin over the polyimide film 8 and the surface of the silicon chip 2 by use of a laminator before the laminated resin is cured.
  • With reference to FIG. 5C, holes are formed in the low elastic modulus resin layer [0080] 4, so that the holes are positioned over the electrode pads 3, whereby parts of the electrode pads 3 are shown through the holes.
  • With reference too FIG. 7D, a sputter metal film [0081] 10 is formed which extends over the low elastic modulus resin layer 4 and on side walls of the holes and bottoms of the holes by use of a sputtering method. The sputter metal film 10 has a thickness of about 1 micrometers and comprise a Cr—Pd—Cu layer or a W—Pd—Cu layer. Alternatively, the metal film 10 may comprise an electroless-plating copper film having a thickness in the range of 1-2 micrometers.
  • With reference to FIG. 7E, a plating resist film [0082] 11 is formed over the sputter metal films 10. The plating resist film 11 has a thickness in the range of 10-40 micrometers. The thickness of the plating resist film 11 is decided to correspond to an electroplating copper film.
  • With reference to FIG. 7F, the plating resist film [0083] 11 is then subjected to an exposure and subsequent development to pattern the plating resist film 11, whereby a plating resist mask 11′ is formed, and also whereby the sputter metal films 10 and parts of the low elastic modulus resin layer 4 are shown through apertures of the plating resist mask 11′.
  • With reference to FIG. 7G, electro-plating copper films [0084] 6 b are selectively formed in the apertures of the plating resist mask 11′ and within the holes so that the electro-plating copper films 6 b extend over the sputter metal films 10 and parts of the low elastic modulus resin layer 4.
  • With reference to FIG. 7H, the plating resist mask [0085] 11′ is removed, whereby parts of the sputter metal films 10 are shown through apertures of the electroplating copper films 6 b. The shown parts of the sputter metal films 10 are chemically removed by an etching method using a soft etchant including hydrogen peroxide and sulfuric acid. Alternatively, the shown parts of the sputter metal films 10 may physically be removed by a polishing method using a buff or a brush.
  • With reference to FIG. 7I, a solder resist layer [0086] 1 is selectively formed over the low elastic modulus resin layer 4 and parts of the electro-plating copper films 6 b, so that parts of the electro-plating copper 6 b are shown through apertures of the solder resist layer 1, whereby the shown parts of the electroplating copper films 6 b serve as the externally connective contacts 5. Further, solder balls may if any be formed on the externally connective contacts 5 to form projecting externally connective contacts.
  • In accordance with the second novel chip size package of this embodiment, the low elastic modulus resin layer is provided in directly contact with the surface of the silicon chip and externally connective contacts or electrodes of build-up type are formed on the low elastic modulus resin layer without intervening any interposer such as a printed circuit board or a carrier tape. No provision of any interposer reduces the weight of the chip size package. No provision of any interposer reduces also reduces thickness of the chip size package. Usually, the interposer is likely to be expensive. No provision of any interposer reduces the manufacturing cost. [0087]
  • Further, the low elastic modulus resin layer has a sufficiently low elastic modulus and a sufficiently large thickness for allowing relaxation of the stress due to a large difference in thermal expansion coefficient between the silicon chip and the mother board, thereby securing electrical connection between the silicon chip and the mother board. [0088]
  • Third Embodiment
  • A third embodiment according to the present invention will be described in detail with reference to FIG. 8. FIG. 8 is a cross sectional elevation view illustrative of a novel chip size package semiconductor device in a third embodiment in accordance with the present invention. [0089]
  • The novel chip size package semiconductor device has a silicon chip [0090] 2 which is square-shaped. Aluminum pads 3 are provided on the surface of the silicon chip 2. The aluminum pads 3 are positioned in peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to four sides of the square-shaped silicon chip 2. A low elastic modulus resin layer 4 is provided in directly contact with a surface of the silicon chip 2. The low elastic modulus resin layer 4 has holes which are positioned over the aluminum pads 3, whereby the holes are also positioned in the peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to the four sides of the square-shaped silicon chip 2. Electrically conductive plugs 6 are provided in the holes and over the low elastic modulus resin layer 4 in the vicinity of the holes, so that the electrically conductive plugs 6 are positioned in peripheral regions of the surface of the silicon chip 2 and further aligned in parallel to four sides of the square-shaped silicon chip 2. Externally connective contacts 5 are also provided over the low elastic modulus resin layer 4, so that the externally connective contacts 5 are positioned inside of the electrically conductive plugs 6 to form dual alignments extending in parallel to the four sides of the square-shaped silicon chip 2, whereby the dual alignments of the externally connective contacts 5 form a grid array. A solder resist layer 1 is provided over the low elastic modulus resin layer 4. The solder resist layer 1 overlies electrically conductive patterns 7, wherein the electrically conductive patterns 7 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6.
  • The externally connective contacts [0091] 5 may comprise a copper plated layer which has a thickness of 10 micrometers. The low elastic modulus resin layer 4 may comprise a low elastic modulus epoxy resin which has a thickness of 40 micrometers. The low elastic modulus resin layer 4 may have an elastic modulus in the range of 1-10 kgf/mm2. The holes of the low elastic modulus resin layer 4 may have a size of 50 micrometers. The electrically conductive plugs 6 may be made of a silver epoxy. The electrically conductive patterns 7 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6. The solder resist layer 1 may be optionally photo-sensitive and has a thickness in the range of 10-20 micrometers.
  • As a modification to the above first embodiment, none of electrically conductive patterns [0092] 7 may be formed whilst the electrically conductive plugs 6 have extending portions which extend over the low elastic modulus resin layer 4, so that the extending portions of the electrically conductive plugs 6 provide electrical connections between the externally connective contacts 5 and the electrically conductive plugs 6.
  • The above novel chip size package semiconductor device to be mounted onto a mother board may be formed as follows. FIGS. 9A through 9K are cross sectional elevation views illustrative of novel chip size package semiconductor devices in sequential steps involved in a novel fabrication method in a first embodiment in accordance with the present invention. [0093]
  • With reference to FIG. 9A, a silicon chip [0094] 2 is prepared before electrode pads 3 are formed on a surface of the silicon chip 2. The electrode pads 3 may be made of aluminum. The electrode pads 3 may optionally be plated with gold. A polyimide film 8 is selectively formed to form a part of interconnection layers. As a modification, a silicon nitride film may be formed in place of the polyimide film 8. Further, alternatively, no polyimide film nor silicon nitride film may be formed.
  • With reference to FIG. 9B, V-shaped scribe grooves [0095] 7 a are formed which extends through an upper region of the silicon chip 2. The V-shaped scribe grooves 7 a have a width of 100 micrometers and a depth of 200 micrometers.
  • With reference to FIG. 9C, a low elastic modulus resin layer [0096] 4 is formed which extends over the polyimide film 8 and the surface of the silicon chip 2, whereby the V-shaped scribe grooves 7 a are filled with the low elastic modulus resin layer 4. The low elastic modulus resin layer 4 may be formed by applying a liquid type resin over the polyimide film 8 and the surface of the silicon chip 2 by use of a spin coater, a curtain coater or a slot coater before the applied resin is dried and subsequently cured. Alternatively, the low elastic modulus resin layer 4 may be formed by laminating a dry film type resin over the polyimide film 8 and the surface of the silicon chip 2 by use of a laminator before the laminated resin is cured.
  • With reference to FIG. 9D, holes are formed in the low elastic modulus resin layer [0097] 4, so that the holes are positioned over the electrode pads 3, whereby parts of the electrode pads 3 are shown through the holes. Electrically conductive pastes 6 a are filled into the holes so that the electrically conductive pastes 6 a are made into contact with the electrode pads 3. The holes of the low elastic modulus resin layer 4 may be formed by irradiation of a laser beam onto the low elastic modulus resin layer 4, so that the parts of the electrode pads 3 are shown through the holes. Alternatively, if the low elastic modulus resin layer 4 is made of a photo-sensitive resin material, then the holes may be formed by exposure and subsequent development processes.
  • With reference to FIG. 9E, a sputter metal film [0098] 10 is formed which extends over the low elastic modulus resin layer 4 and on side walls of the holes as well as bottoms of the holes by use of a sputtering method. The sputter metal film 10 has a thickness of about 1 micrometers and comprise a Cr—Pd—Cu layer or a W—Pd—Cu layer. Alternatively, the metal film 10 may comprise an electroless-plating copper film having a thickness in the range of 1-2 micrometers.
  • With reference to FIG. 9F, a plating resist film [0099] 11 is formed over the sputter metal films 10. The plating resist film 11 has a thickness in the range of 10-40 micrometers. The thickness of the plating resist film 11 is decided to correspond to an electroplating copper film.
  • With reference to FIG. 9G, the plating resist film [0100] 11 is then subjected to an exposure and subsequent development to pattern the plating resist film 11, whereby a plating resist mask 11′ is formed, and also whereby the sputter metal films 10 and parts of the low elastic modulus resin layer 4 are shown through apertures of the plating resist mask 11′.
  • With reference to FIG. 9H, electroplating copper films [0101] 6 b are selectively formed in the apertures of the plating resist mask 11′ and on the side walls of the holes and on the bottoms of the holes so that the electro-plating copper films 6 b extend over the sputter metal films 10 and parts of the low elastic modulus resin layer 4, whereby the electroplating copper films 6 b are made into contact with the sputter metal films 10.
  • With reference to FIG. 9I, the plating resist mask [0102] 11′ is removed, whereby parts of the sputter metal films 10 are shown through apertures of the electro-plating copper films 6 b. The shown parts of the sputter metal films 10 are chemically removed by an etching method using a soft etchant including hydrogen peroxide and sulfuric acid. Alternatively, the shown parts of the sputter metal films 10 may physically be removed by a polishing method using a buff or a brush.
  • With reference to FIG. 9J, a solder resist layer [0103] 1 is selectively formed over the low elastic modulus resin layer 4 and parts of the electroplating copper films 6 b, so that parts of the electro-plating copper films 6 b are shown through apertures of the solder resist layer 1, whereby the shown parts of the electroplating copper films 6 b serve as the externally connective contacts 5.
  • With reference to FIG. 9K, the silicon chip [0104] 2 is cut along the V-shaped scribe grooves 7 a so that the cut silicon chips have cutting sections which are coated by the low elastic modulus resin layer 4. Further, solder balls may if any be formed on the externally connective contacts 5 to form projecting externally connective contacts.
  • In accordance with the third novel chip size package of this embodiment, the low elastic modulus resin layer is provided in directly contact with the surface of the silicon chip and externally connective contacts or electrodes of build-up type are formed on the low elastic modulus resin layer without intervening any interposer such as a printed circuit board or a carrier tape. No provision of any interposer reduces the weight of the chip size package. No provision of any interposer reduces also reduces thickness of the chip size package. Usually, the interposer is likely to be expensive. No provision of any interposer reduces the manufacturing cost. [0105]
  • Further, the low elastic modulus resin layer has a sufficiently low elastic modulus and a sufficiently large thickness for allowing relaxation of the stress due to a large difference in thermal expansion coefficient between the silicon chip and the mother board, thereby securing electrical connection between the silicon chip and the mother board. [0106]
  • Furthermore, the V-shaped scribe groove is formed in the upper portion of the silicon chip and then the V-shaped scribe groove is filled with the low elastic modulus resin layer, whereby the silicon chip is cut and the cutting sections of the silicon chips are covered or coated by the low elastic modulus resin layer. [0107]
  • Whereas modifications of the present invention will be apparent to a person having ordinary skill in the art, to which the invention pertains it is to be understood that embodiments as shown and described by way of illustrations are by no means intended to be considered in a limiting sense. Accordingly, it is to be intended to cover by claims all modifications which fall within the spirit and scope of the present invention. [0108]

Claims (23)

What is claimed is:
1. A semiconductor chip having a bonding face to be mounted onto a mother board,
wherein a low elastic modulus resin layer is provided in contact directly with said bonding face of said semiconductor chip without intervening any interposer to form a chip size package, and said low elastic modulus resin layer has at least a conductive pattern of a build-up type, and
wherein said low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between said semiconductor chip and said mother board.
2. The semiconductor chip as claimed in
claim 1
, wherein said bonding face of said semiconductor chip has area type conductive pads provided in a peripheral region thereof.
3. The semiconductor chip as claimed in
claim 1
, wherein said low elastic modulus resin layer is so thick as to have a thickness of not more than 20 micrometers.
4. The semiconductor chip as claimed in
claim 1
, wherein said low elastic modulus resin layer has an elastic modulus of not higher than 200 kgf/mm2.
5. The semiconductor chip as claimed in
claim 4
, wherein said low elastic modulus resin layer has an elastic modulus of not higher than 10 kgf/mm2.
6. The semiconductor chip as claimed in
claim 1
, wherein said semiconductor chip comprises a silicon chip.
7. The semiconductor chip as claimed in
claim 1
, wherein said low elastic modulus resin layer extends to cover cutting sections of said semiconductor chip.
8. The semiconductor chip as claimed in
claim 1
, wherein said conductive pattern of said build-up type has a thickness of not less than 5 micrometers.
9. A chip size package having a semiconductor chip having a bonding face to be mounted onto a mother board,
wherein a low elastic modulus resin layer is provided in contact directly with said bonding face of said semiconductor chip without intervening any interposer, and said low elastic modulus resin layer has holes positioned over conductive pads on said bonding face of said semiconductor chip, and conductive patterns of a build-up type are formed which extend from said conductive pads to externally connective contacts over said low elastic modulus resin layer, and further a solder resist layer is further provided to cover parts of said externally connective contacts and also cover said low elastic modulus resin layer, and
wherein said low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between said semiconductor chip and said mother board.
10. The chip size package as claimed in
claim 9
, wherein said bonding face of said semiconductor chip has area type conductive pads provided in a peripheral region thereof.
11. The chip size package as claimed in
claim 9
, wherein said low elastic modulus resin layer is so thick as to have a thickness of not more than 20 micrometers.
12. The chip size package as claimed in
claim 9
, wherein said low elastic modulus resin layer has an elastic modulus of not higher than 200 kgf/mm2.
13. The chip size package as claimed in
claim 12
, wherein said low elastic modulus resin layer has an elastic modulus of not higher than 10 kgf/mm2.
14. The chip size package as claimed in
claim 9
, wherein said semiconductor chip comprises a silicon chip.
15. The chip size package as claimed in
claim 9
, wherein said low elastic modulus resin layer extends to cover cutting sections of said semiconductor chip.
16. The chip size package as claimed in
claim 9
, wherein said conductive pattern of said build-up type has a thickness of not less than 5 micrometers.
17. A method of forming a semiconductor chip having a bonding face to be mounted onto a mother board, said method comprising the steps of:
forming a low elastic modulus resin layer in contact directly with said bonding face of said semiconductor chip without intervening any interposer to form a chip size package; and
forming at least a conductive pattern of a build-up type in said low elastic modulus resin layer, and
wherein said low elastic modulus resin layer has both a sufficiently low elastic modulus and a sufficiently large thickness for allowing realization of a stress caused due to a difference in thermal expansion coefficient between said semiconductor chip and said mother board.
18. The method as claimed in
claim 17
, wherein area type conductive pads are further formed in a peripheral region of said bonding face of said semiconductor chip.
19. The method as claimed in
claim 17
, wherein said low elastic modulus resin layer is so formed as to have a thickness of not more than 20 micrometers.
20. The method as claimed in
claim 17
, wherein said low elastic modulus resin layer is formed by selecting a resin material which has an elastic modulus of not higher than 200 kgf/mm2.
21. The method as claimed in
claim 20
, wherein said low elastic modulus resin layer is formed by selecting a resin material which has an elastic modulus of not higher than 10 kgf/mm2.
22. The method as claimed in
claim 17
, wherein scribe grooves are formed in said semiconductor chip and then said low elastic modulus resin layer is so formed as to fill said scribe grooves to cover walls of said scribe grooves, so that said semiconductor chip is cut along said scribe grooves whereby cutting sections of said semiconductor chips are covered with said low elastic modulus resin layer.
23. The method as claimed in
claim 17
, wherein said conductive pattern of said build-up type is formed to have a thickness of not less than 5 micrometers.
US09/166,176 1997-10-03 1998-10-05 Chip size package semiconductor device and method of forming the same Expired - Lifetime US6344696B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP9-271323 1997-10-03
JP09-271323 1997-10-03
JP27132397A JP3152180B2 (en) 1997-10-03 1997-10-03 Semiconductor device and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/023,805 US6555416B2 (en) 1997-10-03 2001-12-21 Chip size package semiconductor device and method of forming the same

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US10/023,805 Division US6555416B2 (en) 1997-10-03 2001-12-21 Chip size package semiconductor device and method of forming the same

Publications (2)

Publication Number Publication Date
US20010035586A1 true US20010035586A1 (en) 2001-11-01
US6344696B2 US6344696B2 (en) 2002-02-05

Family

ID=17498460

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/166,176 Expired - Lifetime US6344696B2 (en) 1997-10-03 1998-10-05 Chip size package semiconductor device and method of forming the same
US10/023,805 Expired - Lifetime US6555416B2 (en) 1997-10-03 2001-12-21 Chip size package semiconductor device and method of forming the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
US10/023,805 Expired - Lifetime US6555416B2 (en) 1997-10-03 2001-12-21 Chip size package semiconductor device and method of forming the same

Country Status (3)

Country Link
US (2) US6344696B2 (en)
EP (1) EP0907204A3 (en)
JP (1) JP3152180B2 (en)

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6696317B1 (en) 1999-11-04 2004-02-24 Nec Electronics Corporation Method of manufacturing a flip-chip semiconductor device with a stress-absorbing layer made of thermosetting resin
US6888230B1 (en) * 1998-10-28 2005-05-03 Renesas Technology Corp. Semiconductor device, semiconductor wafer, semiconductor module, and a method of manufacturing semiconductor device
US7279787B1 (en) 2001-12-31 2007-10-09 Richard S. Norman Microelectronic complex having clustered conductive members
US20070278691A1 (en) * 1998-12-21 2007-12-06 Mou-Shiung Lin Top layers of metal for high performance IC's
US20080038869A1 (en) * 1998-12-21 2008-02-14 Megica Corporation High performance system-on-chip using post passivation process
US7960269B2 (en) 2005-07-22 2011-06-14 Megica Corporation Method for forming a double embossing structure
US7973629B2 (en) 2001-09-04 2011-07-05 Megica Corporation Method for making high-performance RF integrated circuits
US8008775B2 (en) 2004-09-09 2011-08-30 Megica Corporation Post passivation interconnection structures
US8018060B2 (en) 2004-09-09 2011-09-13 Megica Corporation Post passivation interconnection process and structures
US8178435B2 (en) 1998-12-21 2012-05-15 Megica Corporation High performance system-on-chip inductor using post passivation process
US8384189B2 (en) 2005-03-29 2013-02-26 Megica Corporation High performance system-on-chip using post passivation process
US8421158B2 (en) 1998-12-21 2013-04-16 Megica Corporation Chip structure with a passive device and method for forming the same

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3497722B2 (en) 1998-02-27 2004-02-16 富士通株式会社 Semiconductor device and manufacturing method and carrier tray
US6130472A (en) 1998-07-24 2000-10-10 International Business Machines Corporation Moisture and ion barrier for protection of devices and interconnect structures
JP3914651B2 (en) * 1999-02-26 2007-05-16 エルピーダメモリ株式会社 Memory module and manufacturing method thereof
JP3128548B2 (en) 1999-03-11 2001-01-29 沖電気工業株式会社 The method of manufacturing a semiconductor device and a semiconductor device
JP2010192928A (en) * 1999-08-12 2010-09-02 Fujitsu Semiconductor Ltd Semiconductor device, and method of manufacturing the same
DE19940564C2 (en) * 1999-08-26 2002-03-21 Infineon Technologies Ag Chip card module and this comprehensive chip card, and processes for producing the smart card module
JP2001267449A (en) 2000-03-15 2001-09-28 Nec Corp Lsi package and internal connection method for use therein
WO2002001632A2 (en) * 2000-06-27 2002-01-03 Infineon Technologies Ag Interconnection for accomodating thermal expansion for low elastic modulus dielectrics
JP3772078B2 (en) 2000-09-29 2006-05-10 株式会社東芝 Semiconductor device and wiring board for mounting semiconductor device
US6693358B2 (en) * 2000-10-23 2004-02-17 Matsushita Electric Industrial Co., Ltd. Semiconductor chip, wiring board and manufacturing process thereof as well as semiconductor device
US6486415B2 (en) * 2001-01-16 2002-11-26 International Business Machines Corporation Compliant layer for encapsulated columns
US8125087B2 (en) * 2001-02-20 2012-02-28 Intel Corporation High-density flip-chip interconnect
US6897123B2 (en) 2001-03-05 2005-05-24 Agityne Corporation Bonding of parts with dissimilar thermal expansion coefficients
US7825523B2 (en) 2001-07-10 2010-11-02 Samsung Electronics Co., Ltd. Semiconductor chip having bond pads
DE10231385B4 (en) 2001-07-10 2007-02-22 Samsung Electronics Co., Ltd., Suwon Semiconductor chip with bond pads and associated multi-chip package
US6674174B2 (en) * 2001-11-13 2004-01-06 Skyworks Solutions, Inc. Controlled impedance transmission lines in a redistribution layer
JP2003297922A (en) * 2002-04-02 2003-10-17 Umc Japan Semiconductor device and manufacturing method thereof
JP2003309228A (en) 2002-04-18 2003-10-31 Oki Electric Ind Co Ltd Semiconductor device and manufacturing method therefor
US8549114B2 (en) * 2002-06-12 2013-10-01 Bladelogic, Inc. Method and system for model-based heterogeneous server configuration management
US6913952B2 (en) * 2003-07-03 2005-07-05 Micron Technology, Inc. Methods of forming circuit traces and contact pads for interposers utilized in semiconductor packages
JP4010298B2 (en) * 2003-12-17 2007-11-21 セイコーエプソン株式会社 Semiconductor device and manufacturing method thereof, circuit board, and electronic apparatus
US20050230821A1 (en) * 2004-04-15 2005-10-20 Kheng Lee T Semiconductor packages, and methods of forming semiconductor packages
TWI287838B (en) 2004-11-11 2007-10-01 Yamaha Corp Semiconductor device, semiconductor wafer, chip size package, and methods of manufacturing and inspection therefor
KR100703816B1 (en) 2006-04-21 2007-03-29 삼성전자주식회사 Wafer level semiconductor module and manufacturing method thereof
JP4679553B2 (en) * 2007-07-23 2011-04-27 イビデン株式会社 semiconductor chip
JP5263053B2 (en) * 2009-07-24 2013-08-14 株式会社村田製作所 Semiconductor package and semiconductor package module
JP2012195388A (en) * 2011-03-15 2012-10-11 Toshiba Corp Semiconductor device manufacturing method and semiconductor device
JP2015090891A (en) * 2013-11-05 2015-05-11 株式会社ザイキューブ Semiconductor device and manufacturing method of the same
JPWO2015199030A1 (en) 2014-06-26 2017-05-25 凸版印刷株式会社 Wiring substrate, semiconductor device, and manufacturing method of semiconductor device

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51137378A (en) 1975-05-22 1976-11-27 Mitsubishi Electric Corp Semi conductor wafer
GB2097998B (en) * 1981-05-06 1985-05-30 Standard Telephones Cables Ltd Mounting of integrated circuits
FR2604029B1 (en) * 1986-09-16 1994-08-05 Toshiba Kk Chip integrated circuit with improved output terminals
US5023205A (en) * 1989-04-27 1991-06-11 Polycon Method of fabricating hybrid circuit structures
US5852326A (en) * 1990-09-24 1998-12-22 Tessera, Inc. Face-up semiconductor chip assembly
US5679977A (en) * 1990-09-24 1997-10-21 Tessera, Inc. Semiconductor chip assemblies, methods of making same and components for same
US5148266A (en) * 1990-09-24 1992-09-15 Ist Associates, Inc. Semiconductor chip assemblies having interposer and flexible lead
CA2106025A1 (en) * 1992-09-14 1994-03-15 Jack S. Kilby Packaged integrated circuits
WO1994018701A1 (en) * 1993-02-05 1994-08-18 W.L. Gore & Associates, Inc. Stress-resistant semiconductor chip-circuit board interconnect
CA2118994A1 (en) * 1993-06-21 1994-12-22 Claude L. Bertin Polyimide-insulated cube package of stacked semiconductor device chips
JPH0745649A (en) 1993-07-30 1995-02-14 Toshiba Corp Resin-sealed semiconductor device, its manufacture, and its mounting method
JP3648750B2 (en) * 1993-09-14 2005-05-18 株式会社日立製作所 Laminates and multilayer printed circuit board
US5801446A (en) * 1995-03-28 1998-09-01 Tessera, Inc. Microelectronic connections with solid core joining units
JP3468386B2 (en) 1995-04-17 2003-11-17 カシオ計算機株式会社 A method of manufacturing a semiconductor device
US5926694A (en) * 1996-07-11 1999-07-20 Pfu Limited Semiconductor device and a manufacturing method thereof
JPH0951051A (en) * 1995-08-07 1997-02-18 Hitachi Ltd Semiconductor device
JP3313547B2 (en) 1995-08-30 2002-08-12 沖電気工業株式会社 Method of manufacturing a chip size package
JPH09219421A (en) 1996-02-14 1997-08-19 Hitachi Ltd Manufacture of semiconductor electronic component and wafer
JP3137322B2 (en) 1996-07-12 2001-02-19 富士通オートメーション株式会社 Manufacturing method and a semiconductor device manufacturing mold and a semiconductor device

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6888230B1 (en) * 1998-10-28 2005-05-03 Renesas Technology Corp. Semiconductor device, semiconductor wafer, semiconductor module, and a method of manufacturing semiconductor device
US7217992B2 (en) 1998-10-28 2007-05-15 Renesas Technology Corp. Semiconductor device, semiconductor wafer, semiconductor module, and a method of manufacturing semiconductor device
US8178435B2 (en) 1998-12-21 2012-05-15 Megica Corporation High performance system-on-chip inductor using post passivation process
US8421158B2 (en) 1998-12-21 2013-04-16 Megica Corporation Chip structure with a passive device and method for forming the same
US8415800B2 (en) 1998-12-21 2013-04-09 Megica Corporation Top layers of metal for high performance IC's
US8487400B2 (en) 1998-12-21 2013-07-16 Megica Corporation High performance system-on-chip using post passivation process
US20070278691A1 (en) * 1998-12-21 2007-12-06 Mou-Shiung Lin Top layers of metal for high performance IC's
US20070284752A1 (en) * 1998-12-21 2007-12-13 Mou-Shiung Lin Top layers of metal for high performance IC's
US20080038869A1 (en) * 1998-12-21 2008-02-14 Megica Corporation High performance system-on-chip using post passivation process
US20080035974A1 (en) * 1998-12-21 2008-02-14 Megica Corporation High performance system-on-chip using post passivation process
US7863654B2 (en) 1998-12-21 2011-01-04 Megica Corporation Top layers of metal for high performance IC's
US7884479B2 (en) 1998-12-21 2011-02-08 Megica Corporation Top layers of metal for high performance IC's
US8471384B2 (en) 1998-12-21 2013-06-25 Megica Corporation Top layers of metal for high performance IC's
US8531038B2 (en) 1998-12-21 2013-09-10 Megica Corporation Top layers of metal for high performance IC's
US7999384B2 (en) 1998-12-21 2011-08-16 Megica Corporation Top layers of metal for high performance IC's
US8022545B2 (en) 1998-12-21 2011-09-20 Megica Corporation Top layers of metal for high performance IC's
US6767761B2 (en) 1999-11-04 2004-07-27 Nec Electronics Corporation Method of manufacturing a flip-chip semiconductor device with a stress-absorbing layer made of thermosetting resin
US20040082101A1 (en) * 1999-11-04 2004-04-29 Nec Electronics Corporation Method of manufacturing a flip-chip semiconductor device with a stress-absorbing layer made of thermosetting resin
US6696317B1 (en) 1999-11-04 2004-02-24 Nec Electronics Corporation Method of manufacturing a flip-chip semiconductor device with a stress-absorbing layer made of thermosetting resin
US8384508B2 (en) 2001-09-04 2013-02-26 Megica Corporation Method for making high-performance RF integrated circuits
US7973629B2 (en) 2001-09-04 2011-07-05 Megica Corporation Method for making high-performance RF integrated circuits
US7279787B1 (en) 2001-12-31 2007-10-09 Richard S. Norman Microelectronic complex having clustered conductive members
US8018060B2 (en) 2004-09-09 2011-09-13 Megica Corporation Post passivation interconnection process and structures
US8008775B2 (en) 2004-09-09 2011-08-30 Megica Corporation Post passivation interconnection structures
US8384189B2 (en) 2005-03-29 2013-02-26 Megica Corporation High performance system-on-chip using post passivation process
US7960269B2 (en) 2005-07-22 2011-06-14 Megica Corporation Method for forming a double embossing structure

Also Published As

Publication number Publication date
US6555416B2 (en) 2003-04-29
US6344696B2 (en) 2002-02-05
EP0907204A2 (en) 1999-04-07
JP3152180B2 (en) 2001-04-03
EP0907204A3 (en) 1999-08-18
US20020068383A1 (en) 2002-06-06
JPH11111896A (en) 1999-04-23

Similar Documents

Publication Publication Date Title
EP0734059B1 (en) Chip sized semiconductor device and a process for making it
JP3546131B2 (en) Semiconductor chip package
US5817541A (en) Methods of fabricating an HDMI decal chip scale package
US6388340B2 (en) Compliant semiconductor chip package with fan-out leads and method of making same
JP3701542B2 (en) Semiconductor device and manufacturing method thereof
US6014318A (en) Resin-sealed type ball grid array IC package and manufacturing method thereof
EP0948814B1 (en) Chip scale ball grid array for integrated circuit package
AU713920B2 (en) High-density mounting method and structure for electronic circuit board
JP3877717B2 (en) Semiconductor device and manufacturing method thereof
US7098407B2 (en) Non-solder mask defined (NSMD) type wiring substrate for ball grid array (BGA) package and method for manufacturing such a wiring substrate
US5969426A (en) Substrateless resin encapsulated semiconductor device
US6534391B1 (en) Semiconductor package having substrate with laser-formed aperture through solder mask layer
US6762488B2 (en) Light thin stacked package semiconductor device and process for fabrication thereof
JP2541487B2 (en) The semiconductor device package - di
US7186586B2 (en) Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities
DE602004009821T2 (en) Semiconductor device and manufacturing method thereof
US6140707A (en) Laminated integrated circuit package
US6593220B1 (en) Elastomer plating mask sealed wafer level package method
JP3335575B2 (en) Semiconductor device and manufacturing method thereof
TWI395274B (en) Method of manufacturing a circuit substrate and method of manufacturing an electronic parts packaging structure
JP3813402B2 (en) Manufacturing method of semiconductor device
US5316787A (en) Method for manufacturing electrically isolated polyimide coated vias in a flexible substrate
EP0617465B1 (en) A semiconductor device and package
US6861284B2 (en) Semiconductor device and production method thereof
JP5422720B2 (en) Edge connected wafer level laminate

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NAKAMURA, HIROFUMI;TAGO, MASAMOTO;REEL/FRAME:009558/0503

Effective date: 19981002

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

FPAY Fee payment

Year of fee payment: 8

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: GODO KAISHA IP BRIDGE 1, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:034834/0806

Effective date: 20141101