US20010028261A1 - Driver circuit - Google Patents

Driver circuit Download PDF

Info

Publication number
US20010028261A1
US20010028261A1 US09801062 US80106201A US2001028261A1 US 20010028261 A1 US20010028261 A1 US 20010028261A1 US 09801062 US09801062 US 09801062 US 80106201 A US80106201 A US 80106201A US 2001028261 A1 US2001028261 A1 US 2001028261A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
connected
npn bipolar
resistor
type transistor
input signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09801062
Other versions
US6337586B2 (en )
Inventor
Yukio Aizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/0272Arrangements for coupling to multiple lines, e.g. for differential transmission
    • HELECTRICITY
    • H03BASIC ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/018Coupling arrangements; Interface arrangements using bipolar transistors only
    • H03K19/01806Interface arrangements
    • H03K19/01812Interface arrangements with at least one differential stage
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0264Arrangements for coupling to transmission lines
    • H04L25/028Arrangements specific to the transmitter end

Abstract

A driver circuit is provided, which has output characteristics capable of satisfying the DC and AC LVDS standards even if the power source and temperature fluctuate, has LVDS output characteristics, can reduce the number of outside components, and allows a dense package mounting. This driver circuit is constituted by connecting four NPN bipolar-type transistors and three resistors; four input signals are respectively input into base portions of these four NPN bipolar-type transistors; the first input signal and the second input signal have the same DC and AC levels but their phases are reversed, the third input signal and the fourth input signal have the same DC and AC levels but their phases are reversed; and the first input signal and the fourth input signal have the same phase, and the second input signal and the third input signal have the same phase.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a driver circuit, which conducts differential transmission of differential signals in positive and negative phases. [0002]
  • 2. Background Art [0003]
  • LVDS (Low Voltage Differential Signals) is a standard of an interface for high speed transmission of small amplitude signals which are now under standarization by the IEEE. This standard specifies a same DC potential level or AC amplitude level on the assumption that the device can be provided using a CMOS device. [0004]
  • In an LSI (Large Scale Integration) device, which conducts superhigh speed transmissions such as optical transmissions, formation processes such as a Bip-type PNPSI process or an FET-type PMOS process for forming transistors which use holes as a (major) carrier are not used, but rather, formation processes such as a Bip-type NPNSI process, an FET-type NMOS process, or an MESFET process for forming transistors which uses electrons as carriers are adopted. [0005]
  • However, an interfaces such as an LVDS interface, which is realized by the use of the above-described conventional NPNSI process for high speed transmission is deemed to be an LVDS interface for convenience which can be used at the same current consumption, and the same DC potential and AC amplitude level are just satisfied for practical purposes. [0006]
  • FIG. 9 is a circuit diagram showing the conventional differential transmission driver circuit, which is constituted by the Bip-type NPNSI process capable of providing the LVDS interface. As shown in FIG. 9, the differential transmission driver circuit comprises a driver circuit [0007] 10, a pair of transmission lines 1 and 2, and a terminal circuit 20. Transistors Q1 to Q6 constituting the driver circuit 10 are Bip-type NPN transistors.
  • The driver circuit [0008] 10 is comprised of a differential circuit 11 and an emitter follower circuit 12. The differential circuit 11 is a circuit for reversion amplification of the input signal VIN+ and VIN−, and the differential circuit 11 comprises four transistors Q1 to Q4 and three resistors R1 to R3. The emitter portions of a pair of transistors Q3 and Q4 are connected to each other, the base portions of these transistors Q3 and Q4 are connected to two input terminals respectively, and collector portions are connected with the resistor R2 and R3 respectively. The two output terminals of the differential circuit 11 are derived respectively from connection points a and b connecting the pair of collector portions of transistors Q3 and Q4 and resistors R2 and R3, respectively.
  • The transistors Q[0009] 1 and the resistor R1 operate as a constant current circuit. In the transistor Q1, the collector portion is connected to the power source voltage VCC through the resistor R1, the emitter portion is grounded, and the base portion is connected to the base portion of the transistor Q2. The base portion and the collector portion of the transistor Q1 are also connected (short-circuited). In the transistor Q2, the collector portion is connected to a connection point of emitter portions of the pair of transistors Q3 and Q4.
  • The emitter follower circuit [0010] 12 operates as a buffer for driving a load, and the emitter follower circuit 12 outputs two differential signals to the pair of transmission lines 1 and 2.
  • This emitter follower circuit [0011] 12 comprises two transistors Q5 and Q6. In these transistors Q5 and Q6, the base portions are respectively connected to collector portions of Q3 and Q4, the collector portions are connected to the power source voltage VCC, and the emitter portions are connected to the pair of transmission lines 1 and 2.
  • The receiver circuit [0012] 20 comprises a Thevenin termination circuit 21 and a termination resistor RO. The Thevenin termination circuit 21 executes Thevenin termination of differential signals transmitted through the pair of transmission lines I and 2, and also executes level shifting of the DC levels of the pair of the transmission line pair 1 and 2. The Thevenin termination circuit 21 is constituted by connecting serially connected resistors RT1, RT3, and RT5 and serially connected resistors RT2, RT4, and RT6 in parallel between the power source voltage VCC and the ground potential. The transmission line 1 is connected to a connection point between the two resistors RT1 and RT3, and the transmission line 2 is connected to a connection point between two resistors RT2 and RT4. The termination resistor RO has a resistance of 100 Ω and is connected to a connection point c between resistors RT3 and RT5, and a connection point d between the resistors RT4 and RT6.
  • Next, an operation is described below. [0013]
  • The input signals VIN+ and VIN− are input from two input terminals into the transistors Q[0014] 3 and Q4 in the differential circuit 11. In the differential circuit 11, the transistors Q3 and Q4 are turned on or off by the reverse action in response to the input levels of input signals VIN+ and VIN−, a constant current (current flowing in the transistor Q2) supplied from the constant current source circuit flows through the resistors R2 or R3, and a voltage drop is generated across R2 or in R3. The differential circuit 11 outputs the voltage drop across the resistor R2 or the resistor R3 as differential signals having positive or negative phases from the output terminal to the emitter signals having positive or negative phases from the output terminal to the emitter follower circuit 12.
  • The emitter follower circuit [0015] 12 transmits the differential signals having the positive and negative phases to the receiver circuit 20 through the pair of transmission lines 1 and 2. The emitter follower circuit 12 operates as a buffer.
  • Here, in the LVDS standard, the signal level of the differential output at the driver side is defined as 1.0 to 1.4 volts with reference to the ground potential (DC level) of the driver circuit [0016] 10 of 1.2 volts. That is, the LVDS interface standard defines that the direct current level (DC level) of the differential signal is 1.2 V, and the alternative current amplitude level (AC amplitude level) is 0.4 volts at maximum.
  • Accordingly, the values of the resistors R[0017] 2 and R3 and the transistor Q2 of the differential circuit are set at specified values such that the AC amplitude level of the driver circuit 10 defined by the LVDS interface standard will be 0.4 V at maximum. (Since the AC amplitude level is determined by the voltage drop generated by the constant current supplied from the constant current source circuit while flowing through the resistors R2 and R3, the AC amplitude level can be set by changing the resistances of the resistors R2 and R3 and by changing the current value of the constant current supplied by the constant current source circuit).
  • The resistances of the resistors RT[0018] 3 and RT4 in the Thevenin termination circuit 21 are set at specified values such that the DC level is defined by the LVDS interface standard. That is, the signal level of the differential output at the driver side corresponds to the potential across the connection points c and d of the Thevenin termination circuit in the receiver circuit 20 (that is, this potential is determined by the voltage drop from the direct current voltage VCC caused by the resistors R2 and R3, by the Vbe (0.8 V) corresponding to the voltage drop across the transistors Q5 and Q6 in the emitter follower circuit 12, and by the voltage drop caused by the resistors RT3 and RT4 in the Thevenin termination circuit 21). Accordingly, it is possible to execute level shifting such that the potentials across the connection points c and d of the Thevenin termination circuit 21 is determined to be 1.2 V by setting the resistors RT3 and RT4 to specified values in order to change the voltage drop values of the resistors RT3 and RT4.
  • As described above, the differential circuit [0019] 11 of the driver circuit 10 and the emitter follower circuit 12 constitutes a PECL (Pseudo Emitter Coupled Logic) circuit whose DC level is subjected to a level shift by applying a positive potential as the power source voltage VCC. The PECL circuit is a circuit in which the DC level of an ECL (Emitter Coupled Logic) circuit is shifted to the positive potential side, in contrast to the ECL circuit whose DC level is in the negative potential side.
  • A sink current (driving current) from the Thevenin termination circuit [0020] 10 flows through the transmission lines 1 and 2. This current is at a level of 35 mA to 40 mA.
  • The Thevenin termination circuit [0021] 21 of the receiver circuit 20 executes impedance matching such that the differential signal transmitted through transmission lines 1 and 2 is not reflected by the receiver circuit 20. When the characteristic impedance of transmission lines 1 and 2 is 50 Ω, the resistance values are determined such that the resistance of the resistors TR1, RT3, and RT5 in the Thevenin termination circuit 21 is set to 50 Ω (combined resistance of the parallel connection of the resistors RT1, RT3, and RT5 is 50 Ω), and the resistance value of RT2, RT4, and RT6 are set to 50 Ω (combined resistance of the parallel connection of the resistors RT2, RT4, and RT6 is 50 Ω). The output signal generates a desired signal voltage, after its level is shifted in the Thevenin termination circuit 21.
  • However, when the above-described conventional driver circuit [0022] 10 is used, it is necessary to supply a sink current (driving current) in a level of 35 mA to 40 mA to transmission lines 1 and 2, and it is necessary to supply the same current to transmission lines 1 and 2 even when the driver circuit 10 is stopped, which causes a problem in that the current consumption increases.
  • In addition, it is necessary for the conventional driver circuit [0023] 10 to provide resistors RT1 to RT6 in the Thevenin termination circuit 21 in order to carry out impedance matching and the level shift of the DC level, which causes a problem in that the cost for the parts increases, and the resultant driver circuit becomes unsuitable for mounting.
  • SUMMARY OF THE INVENTION
  • The present invention is made to solve the above-described problems and the object of the present invention is to provide a driver circuit capable of suppressing the amount of power consumption, reducing the cost of parts, and which has a closed-packed mounting. [0024]
  • According to the first embodiment, the driver circuit comprises a first NPN bipolar-type transistor whose collector portion is connected to a positive power source, a second NPN bipolar-type transistor whose collector portion is connected to the positive power source, a third NPN bipolar-type transistor whose collector portion is connected to a first signal output terminal; a fourth NPN bipolar-type transistor whose collector portion is connected to a second signal output terminal; a first resistor, one end of which is connected to the emitter portion of said first NPN bipolar-type transistor, and the other end of which is connected to the collector portion of said third NPN bipolar-type transistor; a second resistor, one end of which is connected to the emitter portion of said second NPN bipolar-type transistor, and the other end of which is connected to the collector portion of said fourth NPN bipolar-type transistor; and a third resistor, one end of which is connected to the respective emitter portions of said third and fourth NPN bipolar-type transistors, and the other end of which is connected to the ground potential; wherein a first input signal is input into the base portion of said first NPN bipolar-type transistor, a second input signal is input into the base portion of said second NPN bipolar-type transistor, a third input signal is input into the base portion of said third NPN bipolar-type transistor; and a fourth input signal is input into the base portion of said fourth NPN bipolar-type transistor, said first input signal and said second input signal have the same DC and AC levels but their phases are reversed, said third input signal and said fourth input signal have the same DC and AC levels but their phases are reversed, said first input signal and said fourth signal have the same phase, and said second input signal and said third input signal have the same phase. [0025]
  • According to the second aspect, in the above driver circuit, the resistance values of the first and second resistors are set such that the total resistance of the first resistor and the emitter portion resistance of said first NPN bipolar-type transistor are set to 50 Ω, and the total resistance of the second resistor and the emitter portion resistance of said second NPN bipolar-type transistor is set to 50 Ω. [0026]
  • According to the third aspect, in the above driver circuit, after said first input signal, said second input signal, said third input signal, and said fourth input signals are respectively input, and while an AC operation is carried out for outputting differential signals from said first and said second signal output terminals, the DC voltage level and the AC voltage levels of said first and second input signals are set such that a first current which is determined by the voltage of said third input signal and the voltage of said fourth input signal and the third resistor, a second current flowing between said first signal output terminal and said second signal output terminal, and third currents respectively flowing in the first resistor and the second resistor become the same. [0027]
  • According to the fourth aspect, in the above driver circuit further comprising a fifth NPN bipolar-type transistor whose collector portion is connected to the positive power source, a sixth NPN bipolar-type transistor whose collector portion is connected to the positive power source, a fourth resistor, one end of which is connected to the emitter portion of said fifth NPN bipolar-type transistor, a fifth resistor, one end of which is connected to the emitter portion of said sixth NPN bipolar-type transistor, a seventh bipolar-type transistor whose collector portion is connected to the other end of the fourth resistor, whose emitter portion is connected to the ground potential, and whose base portion is connected to the reference current source, and an eighth NPN bipolar-type transistor whose collector portion is connected to the other end of the fifth resistor and to the base portion of said fourth NPN bipolar-type transistor, whose emitter portion is connected to the ground potential, and whose base portion is connected to the reference current source, a sixth input signal is input into the base portion of said sixth NPN bipolar-type transistor, said first input signal has the same phase as that of said sixth input signal, and said second input signal has the same phase as that of said fifth input signal. [0028]
  • According to the fifth aspect, the above driver circuit further comprises a first capacitance provided in parallel with the fourth resistor and a second capacitance provided in parallel with the fifth resistor. [0029]
  • According to the sixth aspect, the above driver circuit further comprises: a sixth resistor, one end of which is connected to the positive power source; a seventh resistor, one end of which is connected to another end of the sixth resistor, and the other end of which is connected to the base portion of said fifth NPN bipolar-type transistor; an eighth resistor, one end of which is connected to the other end of the sixth resistor, and the other end of which is connected to the base portion of said sixth NPN bipolar-type transistor; a ninth resistor, one end of which is connected to the other end of said seventh resistor; a tenth resistor, one end of which is connected to the other end of the eighth resistor; a ninth NPN bipolar-type transistor, in which the collector portion is connected to another end of said ninth resistor, and to whose base portion a seventh input signal is input, a tenth NPN bipolar-type transistor, in which the collector portion is connected to the other end of the tenth resistor, and the base portion a seventh input signal is input, and an eleventh NPN bipolar-type transistor, whose collector portion is connected to both emitters of said ninth NPN bipolar-type transistor and said tenth NPN bipolar-type transistor, whose base portion is connected to a first reference current source, and whose emitter portion is connected to the ground potential. [0030]
  • According to the seventh aspect, the above driver circuit further comprises a twelfth NPN bipolar-type transistor, whose collector portion is connected to the other end of the sixth resistor, whose base portion is connected to the first reference current source, and whose emitter portion is connected to the ground potential. [0031]
  • According to the eighth aspect, the driver circuit further comprises: an eleventh resistor, one end of which is connected to the positive power source; a thirteenth NPN bipolar-type transistor, whose collector portion and whose base portion are connected to said eleventh resistor; a fourteenth NPN bipolar-type transistor, whose collector portion is connected to the collector portion and the base portion of said thirteenth NPN bipolar-type transistor, whose base portion is connected to the emitter portion of said thirteenth NPN bipolar-type transistor, and whose emitter portion is connected to the ground potential; and an output portion comprised of a first reference current source that corresponds to the base portion of said fourteenth NPN bipolar-type transistor. [0032]
  • According to the ninth aspect, in the above driver circuit, said fifth input signal is input in place of said first input signal into the base portion of said first NPN bipolar-type transistor and said sixth input signal is input in place of said second input signal into the base portion of the second NPN bipolar-type transistor. [0033]
  • According to the tenth aspect, in the above driver circuit, NMOS transistors or NchFET transistors are used in place of the NPN bipolar-type transistors. [0034]
  • The driver circuit of the present invention exhibits an advantageous effect in that the present driver circuit is capable of satisfying the DC and AC LVDS standards even if the power source and temperature fluctuate, has LVDS output characteristics, can reduce the number of outside components, and allows a dense package mounting.[0035]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a circuit diagram showing the structure of the differential transmission circuit. [0036]
  • FIG. 2 is a circuit diagram explaining FIG. 1. [0037]
  • FIG. 3 is a diagram showing the potential state at node N[0038] 7.
  • FIG. 4 is a timing chart showing an example of AC voltgae signals input into the input portion of the differential circuit. [0039]
  • FIG. 5 is a diagram explaining the changing states of respective node voltages at N[0040] 1 to N6.
  • FIG. 6 is a diagram explaining the states of the signals output from OP and OM when the signals are input as shown in FIG. 5. [0041]
  • FIG. 7 is a circuit diagram showing the structure of the differential transmission circuit according to the second embodiment of the present invention. [0042]
  • FIG. 8 is a circuit diagram showing the structure of the differential transmission circuit according to the third embodiment of the present invention. [0043]
  • FIG. 9 is a circuit diagram showing the structure of a conventional differential transmission circuit.[0044]
  • DETAILED DESCRIPTION OF THE INVENTION
  • Hereinafter, three embodiments of the present invention are described. [0045]
  • [First Embodiment][0046]
  • FIG. 1 is a circuit diagram showing the structure of the differential transmission circuit. FIG. 2 is a circuit diagram explaining FIG. 1. [0047]
  • As shown in FIG. 2, the driving circuit according to the present invention comprises various circuits such as a reference power source [0048] 100, a level adjuster 101, a differential circuit 102, a level shift circuit 103, and an output stage 104, and the output portion is terminated at a termination resistor 106 through a transmission line 105.
  • The reference power source [0049] 100 is used for the reference power of the differential circuit 102, the level shift circuit 103, and the level adjuster 101; the reference power source 100 suppresses fluctuation of the output voltage of the driver circuit when the output voltage fluctuates due to variations in the power source or ambient temperature.
  • The differential circuit [0050] 102, the level shift circuit 103, and the output stage 104 outputs a signal at a VLDS level in response to the input signals VIN+ and VIN−.
  • The output resistances of the driver circuit are respectively set by the output resistances of the transistor Q[0051] 3+ and the resistor RO1, and the output resistances of the transistor Q4 and the resistor RO2.
  • That is, the characteristic impedance of transmission lines and the termination resistance (100 Ω) are matched by setting the output resistances of the output portions of the driver circuit to a prescribed value (50 Ω). [0052]
  • The operation of the driving circuit is described below. [0053]
  • The operation is described by dividing it into two parts regarding DC characteristics and AC characteristics. [0054]
  • (1) DC characteristics [0055]
  • To simplify the description, it is assumed that each voltage between the base portion and the emitter portions for all transistors are defined as Vbe, and the input signals VIN+ and VIN− are balanced. [0056]
  • As shown in FIG. 3, the node potential at node N[0057] 7 is maintained constant by changing I3 and I4 when there is a change of the power source voltage. In FIG. 3, it is noted that V(+) represents a positive (+) change in VCC, V(T) represents no change in VCC, and V(−) represents a negative (−) change in VCC; I3(+) and I4(+) represent the currents respectively flowing through transistors Q 11 and Q1 3 during a positive change in VCC, and I3(−) and I4 (−) represent the currents respcticely flowing through transistors Q11 and Q13 during a negative change in VCC.
  • Each node potential for each V(node) can be expressed as follows. [0058]
  • V(N7)=VCC−R3×(I3+I4)  (1)
  • V(N5)=V(N7)−R5×I3  (2)
  • V(N3)=V(N7)−(R5+R7)×I3  (3)
  • V(N1)=V(N5)−Vbe−R1×I1  (4)
  • Here, since [0059]
  • IC={V(N1)−Vbe−0(GND)}/RC  (5)
  • then, [0060]
  • V(OM)=V(N3)−Vbe−RO1×IC/2  (6)
  • As shown above, each constant is adjusted so as to conform with LVDS at the DC level and is set so that V(OM)=1.2 V. [0061]
  • In addition, as shown by Equations (3) and (5), although the IC has a temperature characteristics of 2×Vbe, the temperature characteristics can be suppressed by use of the reference power source [0062] 100, and the temperature fluctuation of the AC level can also be also suppressed.
  • (2) AC characteristics When a voltage signal is input into the input portion of the differential circuit [0063] 102 shown in FIG. 4, each node voltage changes as shown in FIG. 5, and each voltage signal is output as shown in FIG. 6. That is, when H and L are input respectively into VIN+ and VIN−, then H is input into Q2 and Q4 at the output stage 104, and L is input into Q1 and Q3, at a time t, yielding: V ( OP , t ) = V ( N4 , t ) - Vbe - RO2 × IC ( 7 ) V ( OM , t ) = V ( N3 , t ) - Vbe - RO1 × IC where , IC + IC = IC ( 8 )
    Figure US20010028261A1-20011011-M00001
  • Here, each constant is adjusted so as to conform with the AC level of LVDS yielding: V(OP, t)−V(OM, t)≦0.4 V. [0064]
  • Furthermore, when the level is adjusted so as to satisfy the following equation, [0065] V ( OM , t ) V ( N3 , t ) , then IC becomes zero , so that , from Kirchhoff ' s law , IC = IC = IO ( 9 )
    Figure US20010028261A1-20011011-M00002
  • and the current flowing in the output stage becomes the same as that flowing in the termination resistor. Accordingly, low current consumption is realized. [0066]
  • The capacitances C[0067] 1 and C2 act as speed-up capacitances.
  • The driver circuit shown in FIG. 8, which will be described later, has the same operation except that the conversion of AC and DC levels is executed by the connection of resistors. [0068]
  • As described above, according to this embodiment, the current flowing through the termination resistor RT becomes the same as that flowing through the output stage [0069] 105, and the present driver circuit does not require a sink current; therefore the current required for driving the present driver circuit can be reduced to one-tenth of the current required for the conventional driver circuit which requires 35 mA to 40 mA as the sink current.
  • Since the present invention provides a driver circuit capable of internally executing impedance matching and setting the ground potential (DC level) of the LVDS interface standard, the present driver circuit does not requires outside resistors RT[0070] 1 to RT6 for the Thevenin termination circuit which are needed for the conventional driver circuit; thus results in not only reducing cost of parts, but enables the realization of a dense package mounting.
  • [Second Embodiment][0071]
  • FIG. 7 is a circuit diagram showing the structure of the differential transmission circuit according to the second embodiment of the present invention. This circuit has NMOS transistors N[0072] 1 to N14 in place of the Bip-type NPN transistors shown in FIG. 1, and the threshold voltage Vt corresponds to Vbe. It is noted that the compound NPN bipolar type transistors can be replaced with NchFET-type transistors.
  • [Third Embodiment][0073]
  • FIG. 8 is a circuit diagram showing the structure of a differential transmission circuit according to the third embodiment of the present invention. In this circuit, the method of level shifting by the resistors is changed. [0074]

Claims (10)

    What is claimed is:
  1. 1. A driver circuit comprising:
    a first NPN bipolar-type transistor whose collector portion is connected to a positive power source;
    a second NPN bipolar-type transistor whose collector portion is connected to the positive power source;
    a third NPN bipolar-type transistor whose collector portion is connected to a first signal output terminal;
    a fourth NPN bipolar-type transistor whose collector portion is connected to a second signal output terminal;
    a first resistor, one end of which is connected to the emitter portion of said first NPN bipolar-type transistor, and the other end of which is connected to the collector portion of said third NPN bipolar-type transistor;
    a second resistor, one end of which is connected to the emitter portion of said second NPN bipolar-type transistor, and the other end of which is connected to the collector portion of said fourth NPN bipolar-type transistor; and
    a third resistor, one end of which is connected to respective emitter portions of said third and fourth NPN bipolar-type transistors, and the other end of which is connected to the ground potential; wherein
    a first input signal is input into the base portion of said first NPN bipolar transistor;
    a second input signal is input into the base portion of said second NPN bipolar transistor;
    a third input signal is input into the base portion of said third NPN bipolar transistor; and
    a fourth input signal is input into the base portion of said fourth NPN bipolar transistor; wherein
    said first input signal and said second input signal have the same DC and AC levels but their phases are reversed;
    said third input signal and said fourth input signal have the same DC and AC levels but their phases are reversed; and
    said first input signal and said fourth signal have the same phase, and said second input signal and said third input signal have the same phase.
  2. 2. A driver circuit according to
    claim 1
    , wherein resistance values of the first and second resistors are set such that the total resistance of the first resistor and the emitter portion resistance of said first NPN bipolar-type transistor are set to 50 Ω, and the total resistance of the second resistor and the emitter portion resistance of said second NPN bipolar-type transistor are set to 50 Ω.
  3. 3. A driver circuit according to
    claim 1
    , wherein, after said first input signal, said second input signal, said third input signal, and said fourth input signals are respectively input, and while an AC operation is carried out for outputting differential signals from said first and said second signal output terminals, wherein the DC voltage level and the AC voltage level of said first and second input signals are set such that a first current which is determined by the voltage of said third input signal, the voltage of said fourth input signal and the third resistor, a second current flowing between said first signal output terminal and said second signal output terminal, and third currents respectively flowing in the first resistor and the second resistor become the same.
  4. 4. A driver circuit according to
    claim 1
    , wherein the driver circuit further comprises:
    a fifth NPN bipolar-type transistor whose collector portion is connected to the positive power source;
    a sixth NPN bipolar-type transistor whose collector portion is connected to the positive power source;
    a fourth resistor, one end of which is connected to the emitter portion of said fifth NPN bipolar-type transistor;
    a fifth resistor, one end of which is connected to the emitter portion of said sixth NPN bipolar-type transistor;
    a seventh bipolar-type transistor, whose collector portion is connected to the other end of the fourth resistor, whose emitter portion is connected to the ground potential, and whose base portion is connected to a reference current source; and
    an eighth bipolar-type transistor, whose collector portion is connected to the other end of the fifth resistor and to the base portion of said fourth NPN bipolar-type transistor, whose emitter portion is connected to the ground potential, and whose base portion is connected to the reference current source; wherein
    a sixth input signal is input into the base portion of said sixth NPN bipolar-type transistor, said first input signal has the same phase as that of said sixth input signal, and said second input signal has the same phase as that of said fifth input signal.
  5. 5. A driver circuit according to
    claim 1
    , wherein the driver circuit further comprises a first capacitance provided in parallel with the fourth resistor and a second capacitance provided in parallel with the fifth resistor.
  6. 6. A driver circuit according to
    claim 1
    , wherein the driver circuit further comprises:
    a sixth resistor, one end of which is connected to the positive power source,
    a seventh resistor, one end of which is connected to the other end of the sixth resistor, and the other end of which is connected to the base portion of said fifth NPN bipolar-type transistor;
    an eighth resistor, one end of which is connected to the other end of the sixth resistor, and the other end of which is connected to the base portion of said sixth NPN bipolar transistor;
    a ninth resistor, one end of which is connected to the other end of said seventh resistor;
    a tenth resistor, one end of which is connected to the other end of said eighth resistor;
    a ninth NPN bipolar-type transistor, in which the collector portion is connected to the other end of said ninth resistor, and to whose base portion a seventh input signal is input;
    a tenth NPN bipolar-type transistor, in which the collector portion is connected to the other end of said tenth resistor, and to whose base portion said seventh input signal is input; and
    an eleventh NPN bipolar-type transistor, in which the collector portion is connected to both emitters of said ninth NPN bipolar-type transistor and said tenth NPN bipolar-type transistor, whose base portion is connected to a first reference current source, and whose emitter portion is connected to the ground potential.
  7. 7. A driver circuit according to
    claim 1
    , wherein the driver circuit further comprises a twelfth NPN bipolar-type transistor, whose collector portion is connected to the other end of the sixth resistor, whose base portion is connected to a first reference current source, and whose emitter portion is connected to the ground potential.
  8. 8. A driver circuit according to
    claim 1
    , wherein the driver circuit further comprises:
    an eleventh resistor, one end of which is connected to the positive power source;
    a thirteenth NPN bipolar-type transistor, whose collector portion and whose base portion are connected to said eleventh resistor; and
    a fourteenth NPN bipolar-type transistor, whose collector portion is connected to the collector portion and the base portion of said thirteenth NPN bipolar-type transistor, whose base portion is connected to the emitter portion of said thirteenth NPN bipolar-type transistor, and whose emitter portion is connected to the ground potential;
    wherein, an output portion is comprised of a first reference current source that corresponds to the base portion of said fourteenth NPN bipolar-type transistor.
  9. 9. A driver circuit according to
    claim 1
    , wherein said fifth input signal is input in place of said first input signal into the base portion of said first NPN bipolar-type transistor and said sixth input signal is input in place of said second input signal into the base portion of the second NPN bipolar-type transistor.
  10. 10. A driver circuit according to
    claim 1
    , wherein NMOS transistors or NchFET transistors are used in place of the NPN bipolar-type transistors.
US09801062 2000-03-09 2001-03-08 Differential transmission driver circuit Expired - Fee Related US6337586B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2000065372A JP2001257578A (en) 2000-03-09 2000-03-09 Driver circuit
JP2000-065372 2000-03-09
JP12-065372 2000-03-09

Publications (2)

Publication Number Publication Date
US20010028261A1 true true US20010028261A1 (en) 2001-10-11
US6337586B2 US6337586B2 (en) 2002-01-08

Family

ID=18584912

Family Applications (1)

Application Number Title Priority Date Filing Date
US09801062 Expired - Fee Related US6337586B2 (en) 2000-03-09 2001-03-08 Differential transmission driver circuit

Country Status (2)

Country Link
US (1) US6337586B2 (en)
JP (1) JP2001257578A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010013075A1 (en) * 2000-01-27 2001-08-09 Kanji Otsuka Driver circuit, receiver circuit, and signal transmission bus system
CN104079287A (en) * 2013-03-26 2014-10-01 精工爱普生株式会社 Output circuit, semiconductor integrated circuit, resonating device, electronic device, and moving object

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6766155B2 (en) * 2002-01-24 2004-07-20 Agilent Technologies, Inc. Fixed termination scheme for differential receiver that compensates for process, voltage, and temperature variations
US7068077B1 (en) 2003-04-17 2006-06-27 Cypress Semiconductor Corporation LVDS output driver having low supply voltage capability
US20050007162A1 (en) * 2003-07-08 2005-01-13 Hector Torres High speed, low power LVDS driver
US7183832B1 (en) * 2004-08-30 2007-02-27 Marvell International, Ltd Level shifter with boost and attenuation programming
US7466200B2 (en) * 2004-10-06 2008-12-16 Agere Systems Inc. Composite output stage for hard disk drive preamplifier
JP5234776B2 (en) * 2008-11-25 2013-07-10 日本電信電話株式会社 The laser drive circuit
KR20140021904A (en) * 2012-08-13 2014-02-21 삼성에스디아이 주식회사 Cell balancing circuit and battery pack having the same

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5654655A (en) * 1994-05-27 1997-08-05 Advantest Corporation Driver circuit for semiconductor test system
JPH0974340A (en) 1995-09-04 1997-03-18 Toshiba Corp Comparator circuit
JP3699764B2 (en) 1996-01-31 2005-09-28 株式会社東芝 The driver circuit device and interface
US5955908A (en) * 1997-02-20 1999-09-21 Analog Devices, Inc. Fast, low output impedance, low-impedance, low-power clamp circuit for a switched complementary emitter follower
US5977796A (en) 1997-06-26 1999-11-02 Lucent Technologies, Inc. Low voltage differential swing interconnect buffer circuit
JP3828652B2 (en) 1998-01-09 2006-10-04 株式会社アドバンテスト Differential signal transmission circuit
DE19820248B4 (en) * 1998-05-06 2006-02-23 Telefonaktiebolaget Lm Ericsson (Publ) Output buffer circuit with switchable output common-mode level
JP2000151304A (en) * 1998-11-05 2000-05-30 Nec Corp Output circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20010013075A1 (en) * 2000-01-27 2001-08-09 Kanji Otsuka Driver circuit, receiver circuit, and signal transmission bus system
US6670830B2 (en) * 2000-01-27 2003-12-30 Kanji Otsuka Driver circuit, receiver circuit, and signal transmission bus system
CN104079287A (en) * 2013-03-26 2014-10-01 精工爱普生株式会社 Output circuit, semiconductor integrated circuit, resonating device, electronic device, and moving object

Also Published As

Publication number Publication date Type
JP2001257578A (en) 2001-09-21 application
US6337586B2 (en) 2002-01-08 grant

Similar Documents

Publication Publication Date Title
US6133749A (en) Variable impedance output driver circuit using analog biases to match driver output impedance to load input impedance
US5097148A (en) Integrated circuit buffer with improved drive capability
US5801549A (en) Simultaneous transmission bidirectional repeater and initialization mechanism
US4912347A (en) CMOS to ECL output buffer
US5206546A (en) Logic circuit including variable impedance means
US6066985A (en) Large swing input/output analog buffer
US4806790A (en) Sample-and-hold circuit
US5734272A (en) Differential stage logic circuit
US6954100B2 (en) Level shifter
US6894529B1 (en) Impedance-matched output driver circuits having linear characteristics and enhanced coarse and fine tuning control
US4527079A (en) Integrated circuit device accepting inputs and providing outputs at the levels of different logic families
US6339622B1 (en) Data transmission device
US6724376B2 (en) LED driving circuit and optical transmitting module
US5329192A (en) High speed CMOS current switching circuit
US6373276B1 (en) CMOS small signal switchable impedence and voltage adjustable terminator with hysteresis receiver network
US5389834A (en) Output buffer circuit having a DC driver and an AC driver
US5798658A (en) Source-coupled logic with reference controlled inputs
US5666068A (en) GTL input receiver with hysteresis
US6369621B1 (en) Voltage/current mode TIA/EIA-644 compliant fast LVDS driver with output current limit
US7199617B1 (en) Level shifter
US6696852B1 (en) Low-voltage differential I/O device
US5045730A (en) Electrical circuitry providing compatibility between different logic levels
US6812733B1 (en) High-efficiency mixed voltage/current mode output driver
US5166558A (en) Cmos ecl/ttl output circuit
US5896044A (en) Universal logic level shifting circuit and method

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AIZAWA, YUKIO;REEL/FRAME:011769/0526

Effective date: 20010423

FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Expired due to failure to pay maintenance fee

Effective date: 20100108