US20010027021A1 - Method for patterning semiconductor devices on a silicon substrate using oxynitride film - Google Patents
Method for patterning semiconductor devices on a silicon substrate using oxynitride film Download PDFInfo
- Publication number
- US20010027021A1 US20010027021A1 US09/865,923 US86592301A US2001027021A1 US 20010027021 A1 US20010027021 A1 US 20010027021A1 US 86592301 A US86592301 A US 86592301A US 2001027021 A1 US2001027021 A1 US 2001027021A1
- Authority
- US
- United States
- Prior art keywords
- layer
- angstroms
- wavelength
- silicon oxynitride
- silicon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02247—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by nitridation, e.g. nitridation of the substrate
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/004—Photosensitive materials
- G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
- G03F7/091—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers characterised by antireflection means or light filtering or absorbing means, e.g. anti-halation, contrast enhancement
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02205—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
- H01L21/02208—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
- H01L21/02211—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31144—Etching the insulating layers by chemical or physical means using masks
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/26—Phase shift masks [PSM]; PSM blanks; Preparation thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
Definitions
- This invention relates generally to fabrication of semiconductor devices and more particularly to patterning semiconductor devices with resolution down to 0.12 ⁇ m on a silicon substrate using oxynitride film.
- Phase-shifting masks have been used to compensate for diffraction and enhance the resolution of photolithographic patterns.
- a phase shift layer is used to cover one of a pair of adjacent apertures of the pattern mask during exposure.
- the phase shifting layer reverses the sign of the electric field of its aperture.
- the distortions of the electric field from adjacent appertures caused by diffraction cancel because they have opposite signs.
- the phase change is a function of wavelength and thickness of the transparent phase shifting layer.
- phase shifting masks do not prevent distortion from reflections.
- U.S. Pat. No. 5,600,165 shows a SiON layer as a bottom ARC over several different structures, including polysilicon, oxide, and silicides.
- U.S. Pat. No. 5,252,515 (Tsai et al.) teaches a process for forming SiON ARC layer with refractive index (n) of between 1.5 and 2.1 by controlling the silane flow rate.
- U.S. Pat. No. 4,717,631 shows a SiON passivation layer having a refractive index (n) of between 1.55 and 1.75 at a wavelength ( ⁇ ) of 632.8 nm.
- the present invention provides a method for fabricating and patterning semiconductor devices with a resolution down to 0.12 ⁇ m on a substrate structure ( 10 ).
- the method begins by providing a substrate structure comprising various layers of oxide and/or nitride formed over either monocrystalline silicon or polycrystalline silicon.
- a silicon oxynitride layer ( 16 ) is formed on the substrate structure ( 10 ).
- Key characteristics of the oxynitride layer include: a refractive index of between about 1.85 and 2.35 at a wavelength of 248 nm, an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nm, and a thickness of between about 130 Angstroms and 850 Angstroms.
- a photoresist layer ( 20 ) is formed over the silicon oxynitride layer ( 16 ) and exposed at a wavelength of between about 245 nm and 250 nm; whereby during exposure at a wavelength of between 245 nm and 250 nm, the silicon oxynitride layer ( 16 ) provides a phase-cancel effect, and acts as an inorganic anti-reflective coating, absorbing reflected light energy.
- the present invention provides considerable improvement over the prior art.
- the absorptive properties of the oxynitride layer ( 20 ) reduce the amount of reflected energy, thereby reducung pattern distortion.
- a key advantage of the present invention is that during exposure, the silicon oxynitride layer ( 16 ) also provides a phase-cancel effect. The reflected light is out of phase with and cancels the diffracted light energy, further reducing pattern distortion.
- FIG. 1 is a sectional view of a device fabricated according the first embodiment of the invention.
- FIG. 2 is a sectional view of a device fabricated according the second embodiment of the invention.
- FIG. 3 is a sectional view of a device fabricated according the third embodiment of the invention.
- Substrate structure as used herein means a monocrystalline silicon structure suitable for manufacturing semiconductor devices which can have one or more processing steps already performed thereon.
- Silicon layer as used herein means either a monocrystalline layer or a polycrystalline layer formed over a substrate structure unless otherwise stated.
- a silicon oxynitride layer ( 16 ) is formed over a monocrystalline silicon substrate structure ( 10 ), an oxide layer ( 12 ) and a nitride layer ( 14 ) and patterned with a resolution of down to 0.12 ⁇ m.
- the process begins by forming an oxide layer ( 12 ) on a monocrystalline silicon substrate structure ( 10 ).
- the oxide layer ( 12 ) is preferably formed using a LPCVD process.
- the oxide layer preferably has a thickness of between about 50 Angstroms and 300 Angstroms.
- a nitride layer ( 14 ) is formed on the oxide layer ( 12 ).
- the nitride layer is preferably formed using LPCVD and has a thickness of between about 1000 Angstroms and 2500 Angstroms.
- the nitride layer has a refractive index of between 2.28 and 2.32 and an extinction coefficient of between about 0.015 and 0.025 at a wavelength of 248 nanometers.
- a silicon oxynitride layer ( 16 ) is formed on the nitride layer ( 14 ).
- the silicon oxynitride layer ( 16 ) has a refractive index of between about 1.85 and 2.35 and an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nanometers.
- the silicon oxynitride layer preferably has a thickness of between about 130 Angstroms and 850 Angstroms.
- the silicon oxynitride layer ( 16 ) can be formed using a plasma enhanced chemical vapor deposition (PECVD) process at a temperature of between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 Watts and 200 Watts.
- PECVD plasma enhanced chemical vapor deposition
- the silicon oxynitride layer ( 16 ) is preferably formed in a plasma deposition chamber such as an Applied Materials Centura or PE5000 using silane at a flow rate of between about 30 sccm and 80 sccm, nitric oxide at a flow rate of between about 50 sccm and 130 sccm, and helium at a flow rate of between about 1500 sccm and 2500 sccm. It should be understood that the flow rates and power can be scaled up or down depending upon chamber size provided the ratios are maintained.
- a photoresist layer ( 20 ) is formed over the silicon oxynitride layer ( 16 ).
- the photoresist layer ( 20 ) has a thickness of between about 3000 Angstroms and 8000 Angstroms.
- the photoresist layer ( 20 ) is exposed to light energy at a wavelength of between about 245 nanometers and 250 nanometers.
- the absorptive properties of the oxynitride layer ( 20 ) reduce the amount of reflected energy, thereby reducung pattern distortion.
- a key advantage of the present invention is that during exposure, the silicon oxynitride layer ( 16 ) also provides a phase-cancel effect. The reflected light is out of phase with and cancels the diffracted light energy, further reducing pattern distortion.
- the photoresist layer ( 20 ) is developed to form an opening ( 25 ).
- the oxynitride layer ( 16 ), the nitride layer ( 14 ) and the oxide layer ( 12 ) are patterned through the opening ( 25 ) to form a contact opening.
- a silicon oxynitride layer ( 16 ) is formed on an oxide layer ( 12 B) overlying a monocrystalline or polycrystalline silicon layer ( 11 ), either with or without a tungsten silicide top layer, and overlying a substrate structure ( 10 ), and patterned with a resolution of down to 0.12 ⁇ m.
- the method begins by forming an oxide layer ( 12 B) on a silicon layer ( 11 ) overlying a substrate structure ( 10 ).
- the oxide layer ( 12 B) is preferably composed of a silicon glass such as undoped silicon glass (USG), boron and phosphorous doped silicon glass (BPSG) or phosphorous doped silicon glass (PSG) as are known in the art.
- the oxide layer ( 12 B) of the second embodiment preferably has a thickness of between about 1000 Angstroms and 5000 Angstroms, a refractive index (n) of between about 1.4 and 1.65, and an extinction coefficient (k) of between about 0 and 0.1.
- the oxide layer ( 12 B) is preferably formed using an O 3 -TEOS process as is known in the art.
- the silicon layer ( 11 ) overlies a first oxide layer ( 12 A), which overlies the substrate structure ( 10 ).
- a silicon oxynitride layer ( 16 ) is formed on the oxide layer ( 12 B).
- the silicon oxynitride layer ( 16 ) has a refractive index of between about 1.85 and 2.35 and an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nanometers.
- the silicon oxynitride layer preferably has a thickness of between about 130 Angstroms and 850 Angstroms.
- the silicon oxynitride layer ( 16 ) is preferably formed by reacting silane, nitric oxide and helium in a plasma at temperatures between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 watts and 200 watts.
- a photoresist layer ( 20 ) is formed over the silicon oxynitride layer ( 16 ).
- the photoresist layer ( 20 ) has a thickness of between about 3000 Angstroms and 8000 Angstroms.
- the photoresist layer ( 20 ) is exposed to light energy at a wavelength of between about 245 nanometers and 250 nanometers and developed to form openings ( 25 ) in the photoresist layer ( 20 ).
- the oxynitride layer ( 16 ), the nitride layer ( 14 ) and the oxide layer ( 12 B) are patterned through the openings ( 25 ) to form a contact opening.
- a silicon oxynitride layer ( 16 ) is formed over a nitride layer ( 14 ) and a monocrystalline or polycrystalline silicon layer ( 11 ), either with or without a tungsten silicide top layer, on a substrate structure ( 10 ), and patterned with a resolution of down to 0.12 ⁇ m.
- the method begins by forming a nitride layer ( 14 ) on a silicon layer ( 11 ) of a substrate.
- the nitride layer is formed using a LPCVD process and having a refractive index of between 2.28 and 2.32 and an extinction coefficient (k) of between about 0.015 and 0.025 at a wavelength of 248 nanometers.
- a silicon oxynitride layer ( 16 ) is formed on the nitride layer ( 14 ).
- the silicon oxynitride layer ( 16 ) has a refractive index of between about 1.85 and 2.35 and an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nanometers.
- the silicon oxynitride layer preferably has a thickness of between about 130 Angstroms and 850 Angstroms.
- the silicon oxynitride layer ( 16 ) is preferably formed by reacting silane, nitric oxide and helium in a plasma at temperatures between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 watts and 200 watts.
- a dielectric layer ( 18 ) is formed over the oxynitride layer ( 16 ) and planarized.
- the dielectric layer ( 18 ) is preferably composed of doped or undoped silicon glass as is known in the art.
- a photoresist layer ( 20 ) is formed over the silicon oxynitride layer ( 16 ).
- the photoresist layer ( 20 ) has a thickness of between about 3000 Angstroms and 5000 Angstroms.
- the photoresist layer ( 20 ) is exposed to light energy at a wavelength of between about 245 nanometers and 250 nanometers and developed.
- the dielectric layer ( 18 ), the oxynitride layer ( 16 ), and the nitride layer ( 14 ) are patterned through the openings to form a contact opening.
Abstract
A method for fabricating and patterning semiconductor devices with a resolution down to 0.12 μm on a substrate structure. The method begins by providing a substrate structure comprising various layers of oxide and/or nitride formed over either monocrystalline silicon or polycrystalline silicon. A silicon oxynitride layer is formed on the substrate structure. Key characteristics of the oxynitride layer include: a refractive index of between about 1.85 and 2.35 at a wavelength of 248 nm, an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nm, and a thickness of between about 130 Angstroms and 850 Angstroms. A photoresist layer is formed over the silicon oxynitride layer and exposed at a wavelength of between about 245 nm and 250 nm; whereby during exposure at a wavelength of between 245 nm 250 nm, the silicon oxynitride layer provides a phase-cancel effect.
Description
- 1) Field of the Invention
- This invention relates generally to fabrication of semiconductor devices and more particularly to patterning semiconductor devices with resolution down to 0.12 μm on a silicon substrate using oxynitride film.
- 2) Description of the Prior Art
- The semiconductor industry's continuing drive toward semiconductor devices with ever decreasing geometries coupled with the reflective property of monocrystalline silicon and polycrystalline silicon (polysilicon, poly) have led to increasing photolithographic patterning problems. Unwanted reflections from the underlying monocrystalline silicon or polycrystalline silicon during the photolithographic patterning process cause the resulting photoresist patterns to be distorted. Diffraction of the light waves used to expose the photoresist during patterning also causes distortion of the resulting patterns.
- Organic and inorganic bottom anti-reflective coatings have been attempted on both monocrystalline silicon and polycrystalline silicon to absorb reflected energy and prevent pattern distortion. However, different film thicknesses due to surface topography after coating will cause etching issues, photoresist loss and poor after etch inspection (AEI) dimensions.
- Phase-shifting masks have been used to compensate for diffraction and enhance the resolution of photolithographic patterns. A phase shift layer is used to cover one of a pair of adjacent apertures of the pattern mask during exposure. The phase shifting layer reverses the sign of the electric field of its aperture. The distortions of the electric field from adjacent appertures caused by diffraction cancel because they have opposite signs. The phase change is a function of wavelength and thickness of the transparent phase shifting layer. However, phase shifting masks do not prevent distortion from reflections.
- The importance of overcoming the various deficiencies noted above is evidenced by the extensive technological development directed to the subject, as documented by the relevant patent and technical literature. The closest and apparently more relevant technical developments in the patent literature can be gleaned by considering the following patents.
- U.S. Pat. No. 5,600,165 (Tsukamoto et al.) shows a SiON layer as a bottom ARC over several different structures, including polysilicon, oxide, and silicides.
- U.S. Pat. No. 5,639,687 (Roman et al.) shows a Si-rich SiON ARC layer in which thickness (t) is determined as a function of wavelength (λ) and refractive index (n) using the formula t=λ/4n.
- U.S. Pat. No. 5,252,515 (Tsai et al.) teaches a process for forming SiON ARC layer with refractive index (n) of between 1.5 and 2.1 by controlling the silane flow rate.
- U.S. Pat. No. 4,717,631 (Kaganowicz et al.) shows a SiON passivation layer having a refractive index (n) of between 1.55 and 1.75 at a wavelength (λ) of 632.8 nm.
- It is an object of the present invention to provide a method of patterning semiconductor devices on a silicon substrate using oxynitride films.
- It is another object of the present invention to provide a method of patterning semiconductor devices with a resolution down to 0.12 μm on monocrystalline silicon or polycrystalline silicon.
- It is yet another object of the present invention to provide a method of patterning semiconductor devices using both patterned structure and optical properties of oxynitride to acheive resolution down to 0.12 μm.
- To accomplish the above objectives, the present invention provides a method for fabricating and patterning semiconductor devices with a resolution down to 0.12 μm on a substrate structure (10). The method begins by providing a substrate structure comprising various layers of oxide and/or nitride formed over either monocrystalline silicon or polycrystalline silicon. A silicon oxynitride layer (16) is formed on the substrate structure (10). Key characteristics of the oxynitride layer include: a refractive index of between about 1.85 and 2.35 at a wavelength of 248 nm, an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nm, and a thickness of between about 130 Angstroms and 850 Angstroms. A photoresist layer (20) is formed over the silicon oxynitride layer (16) and exposed at a wavelength of between about 245 nm and 250 nm; whereby during exposure at a wavelength of between 245 nm and 250 nm, the silicon oxynitride layer (16) provides a phase-cancel effect, and acts as an inorganic anti-reflective coating, absorbing reflected light energy.
- The present invention provides considerable improvement over the prior art. The absorptive properties of the oxynitride layer (20) reduce the amount of reflected energy, thereby reducung pattern distortion. A key advantage of the present invention is that during exposure, the silicon oxynitride layer (16) also provides a phase-cancel effect. The reflected light is out of phase with and cancels the diffracted light energy, further reducing pattern distortion.
- The present invention achieves these benefits in the context of known process technology. However, a further understanding of the nature and advantages of the present invention may be realized by reference to the latter portions of the specification and attached drawings.
- The features and advantages of a semiconductor device according to the present invention and further details of a process of fabricating such a semiconductor device in accordance with the present invention will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which like reference numerals designate similar or corresponding elements, regions and portions and in which:
- FIG. 1 is a sectional view of a device fabricated according the first embodiment of the invention.
- FIG. 2 is a sectional view of a device fabricated according the second embodiment of the invention.
- FIG. 3 is a sectional view of a device fabricated according the third embodiment of the invention.
- The present invention will be described in detail with reference to the accompanying drawings.
- Substrate structure as used herein means a monocrystalline silicon structure suitable for manufacturing semiconductor devices which can have one or more processing steps already performed thereon. Silicon layer as used herein means either a monocrystalline layer or a polycrystalline layer formed over a substrate structure unless otherwise stated.
- First Embodiment
- In the first embodiment, a silicon oxynitride layer (16) is formed over a monocrystalline silicon substrate structure (10), an oxide layer (12) and a nitride layer (14) and patterned with a resolution of down to 0.12 μm.
- The process begins by forming an oxide layer (12) on a monocrystalline silicon substrate structure (10). The oxide layer (12) is preferably formed using a LPCVD process. The oxide layer preferably has a thickness of between about 50 Angstroms and 300 Angstroms.
- A nitride layer (14) is formed on the oxide layer (12). The nitride layer is preferably formed using LPCVD and has a thickness of between about 1000 Angstroms and 2500 Angstroms. The nitride layer has a refractive index of between 2.28 and 2.32 and an extinction coefficient of between about 0.015 and 0.025 at a wavelength of 248 nanometers.
- A silicon oxynitride layer (16) is formed on the nitride layer (14). The silicon oxynitride layer (16) has a refractive index of between about 1.85 and 2.35 and an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nanometers. The silicon oxynitride layer preferably has a thickness of between about 130 Angstroms and 850 Angstroms.
- The silicon oxynitride layer (16) can be formed using a plasma enhanced chemical vapor deposition (PECVD) process at a temperature of between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 Watts and 200 Watts. The silicon oxynitride layer (16) is preferably formed in a plasma deposition chamber such as an Applied Materials Centura or PE5000 using silane at a flow rate of between about 30 sccm and 80 sccm, nitric oxide at a flow rate of between about 50 sccm and 130 sccm, and helium at a flow rate of between about 1500 sccm and 2500 sccm. It should be understood that the flow rates and power can be scaled up or down depending upon chamber size provided the ratios are maintained.
- A photoresist layer (20) is formed over the silicon oxynitride layer (16). The photoresist layer (20) has a thickness of between about 3000 Angstroms and 8000 Angstroms.
- The photoresist layer (20) is exposed to light energy at a wavelength of between about 245 nanometers and 250 nanometers. The absorptive properties of the oxynitride layer (20) reduce the amount of reflected energy, thereby reducung pattern distortion. A key advantage of the present invention is that during exposure, the silicon oxynitride layer (16) also provides a phase-cancel effect. The reflected light is out of phase with and cancels the diffracted light energy, further reducing pattern distortion.
- The photoresist layer (20) is developed to form an opening (25). In a preferred embodiment, the oxynitride layer (16), the nitride layer (14) and the oxide layer (12) are patterned through the opening (25) to form a contact opening.
- Second Embodiment
- In the second embodiment, a silicon oxynitride layer (16) is formed on an oxide layer (12B) overlying a monocrystalline or polycrystalline silicon layer (11), either with or without a tungsten silicide top layer, and overlying a substrate structure (10), and patterned with a resolution of down to 0.12 μm.
- The method begins by forming an oxide layer (12B) on a silicon layer (11) overlying a substrate structure (10). The oxide layer (12B) is preferably composed of a silicon glass such as undoped silicon glass (USG), boron and phosphorous doped silicon glass (BPSG) or phosphorous doped silicon glass (PSG) as are known in the art. The oxide layer (12B) of the second embodiment preferably has a thickness of between about 1000 Angstroms and 5000 Angstroms, a refractive index (n) of between about 1.4 and 1.65, and an extinction coefficient (k) of between about 0 and 0.1. The oxide layer (12B) is preferably formed using an O3-TEOS process as is known in the art. In a preferred embodiment, the silicon layer (11) overlies a first oxide layer (12A), which overlies the substrate structure (10).
- A silicon oxynitride layer (16) is formed on the oxide layer (12B). The silicon oxynitride layer (16) has a refractive index of between about 1.85 and 2.35 and an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nanometers. The silicon oxynitride layer preferably has a thickness of between about 130 Angstroms and 850 Angstroms.
- The silicon oxynitride layer (16) is preferably formed by reacting silane, nitric oxide and helium in a plasma at temperatures between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 watts and 200 watts.
- A photoresist layer (20) is formed over the silicon oxynitride layer (16). The photoresist layer (20) has a thickness of between about 3000 Angstroms and 8000 Angstroms.
- The photoresist layer (20) is exposed to light energy at a wavelength of between about 245 nanometers and 250 nanometers and developed to form openings (25) in the photoresist layer (20).
- In a preferred embodiment, the oxynitride layer (16), the nitride layer (14) and the oxide layer (12B) are patterned through the openings (25) to form a contact opening.
- Third Embodiment
- In the third embodiment, a silicon oxynitride layer (16) is formed over a nitride layer (14) and a monocrystalline or polycrystalline silicon layer (11), either with or without a tungsten silicide top layer, on a substrate structure (10), and patterned with a resolution of down to 0.12 μm.
- The method begins by forming a nitride layer (14) on a silicon layer (11) of a substrate. The nitride layer is formed using a LPCVD process and having a refractive index of between 2.28 and 2.32 and an extinction coefficient (k) of between about 0.015 and 0.025 at a wavelength of 248 nanometers.
- A silicon oxynitride layer (16) is formed on the nitride layer (14). The silicon oxynitride layer (16) has a refractive index of between about 1.85 and 2.35 and an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nanometers. The silicon oxynitride layer preferably has a thickness of between about 130 Angstroms and 850 Angstroms.
- The silicon oxynitride layer (16) is preferably formed by reacting silane, nitric oxide and helium in a plasma at temperatures between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 watts and 200 watts.
- A dielectric layer (18) is formed over the oxynitride layer (16) and planarized. the dielectric layer (18) is preferably composed of doped or undoped silicon glass as is known in the art.
- A photoresist layer (20) is formed over the silicon oxynitride layer (16). The photoresist layer (20) has a thickness of between about 3000 Angstroms and 5000 Angstroms. The photoresist layer (20) is exposed to light energy at a wavelength of between about 245 nanometers and 250 nanometers and developed.
- In a preferred embodiment, the dielectric layer (18), the oxynitride layer (16), and the nitride layer (14) are patterned through the openings to form a contact opening.
- While the invention has been particularly shown and described with reference to the preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made without departing from the spirit and scope of the invention.
Claims (17)
1. A method of patterning semiconductor devices with a resolution down to 0.12 μm on a substrate structure comprising the steps of:
a. forming an oxide layer over a monocrystalline silicon substrate structure;
b. forming a nitride layer on said oxide layer; said nitride layer having a refractive index of between 2.28 and 2.32 at a wavelength of 248 nm;
c. forming a silicon oxynitride layer on said nitride layer; said silicon oxynitride layer having a refractive index of between about 1.85 and 2.35 at a wavelength of 248 nm, an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nm, and a thickness of between about 130 Angstroms and 850 Angstroms;
d. forming a photoresist layer over said silicon oxynitride layer; and
e. exposing said photoresist at a wavelength of between about 245 nm and 250 nm; whereby during exposure at a wavelength of between 245 nm 250 nm, said silicon oxynitride layer provides a phase-cancel effect.
2. The method of wherein said nitride layer has a thickness of between about 1000 Angstroms and 2500 Angstroms and said oxide layer has a thickness of between about 50 Angstroms and 300 Angstroms.
claim 1
3. The method of which further includes etching said oxynitride layer, said nitride layer and said oxide layer to form a contact opening.
claim 1
4. The method of wherein said photoresist layer has a thickness of between about 3000 Angstroms and 8000 Angstroms.
claim 1
5. The method of wherein said oxide layer is formed using a LPCVD process; said nitride layer is formed using LPCVD; and said silicon oxynitride layer is formed by reacting silane, nitric oxide and helium in a plasma at temperatures between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 watts and 200 watts.
claim 1
6. A method of patterning semiconductor devices with a resolution down to 0.12 μm on a substrate structure comprising the steps of:
a. forming an oxide layer on a silicon layer overlying a substrate structure; said oxide layer being composed of silicon glass;
b. forming a silicon oxynitride layer on said oxide layer; said silicon oxynitride layer having a refractive index of between about 1.85 and 2.35 at a wavelength of 248 nm, an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nm, and a thickness of between about 130 Angstroms and 850 Angstroms;
c. forming a photoresist layer over said silicon oxynitride layer; and
d. exposing said photoresist layer at a wavelength of between about 245 nm and 250 nm; whereby during exposure at a wavelength of between 245 nm and 250 nm, said silicon oxynitride layer provides a phase-cancel effect.
7. The method of wherein said oxide layer is composed of undoped silicon glass, has a thickness of between about 1000 Angstroms and 5000 Angstroms, has a refractive index of between about 1.4 and 1.65, and is formed using an O3-TEOS process.
claim 6
8. The method of wherein said oxide layer is composed of boron doped silicon glass and has a thickness of between about 1000 Angstroms and 5000 Angstroms, has a refractive index of between about 1.4 and 1.65, and is formed using an O3-TEOS process.
claim 6
9. The method of wherein said oxide layer is composed of boron and phosphorous doped silicon glass and has a thickness of between about 1000 Angstroms and 5000 Angstroms, has a refractive index of between about 1.4 and 1.65, and is formed using an O3-TEOS process.
claim 6
10. The method of which further includes etching said oxynitride layer and said oxide layer to form a contact opening and removing said photoresist layer.
claim 6
11. The method of wherein said photoresist layer has a thickness of between about 3000 Angstroms and 8000 Angstroms.
claim 6
12. The method of wherein said silicon oxynitride layer is formed by reacting silane, nitric oxide and helium in a plasma at temperatures between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 watts and 200 watts.
claim 6
13. A method of patterning semiconductor devices with a resolution down to 0.12 μm on a substrate structure comprising the steps of:
a. forming a nitride layer on a silicon layer of a substrate structure; said nitride layer having a refractive index of between 2.28 and 2.32 at a wavelength of 248;
b. forming a silicon oxynitride layer on said nitride layer; said silicon oxynitride layer having a refractive index of between about 1.85 and 2.35 at a wavelength of 248 nm, an extinction coefficient of between 0.45 and 0.75 at a wavelength of 248 nm, and a thickness of between about 130 Angstroms and 850 Angstroms;
c. forming a photoresist layer over said silicon oxynitride layer; and
d. exposing said photoresist at a wavelength of between about 245 nm and 250 nm; whereby during exposure at a wavelength of between 245 nm and 250 nm, said silicon oxynitride layer provides a phase-cancel effect.
14. The method of wherein said nitride layer has a thickness of between about 1000 Angstroms and 2500 Angstroms.
claim 13
15. The method of which further includes forming a dielectric layer over said silicon oxynitride layer and planarizing said dielectric layer prior to forming said photoresist layer; and etching said dielectric layer, said oxynitride layer and said nitride layer to form a contact opening after exposing said photoresist layer.
claim 13
16. The method of wherein said photoresist layer has a thickness of between about 3000 Angstroms and 8000 Angstroms.
claim 13
17. The method of wherein said nitride layer is formed using a LPCVD process and said silicon oxynitride layer is formed by reacting silane, nitric oxide and helium in a plasma at temperatures between about 200° C. and 550° C., at a pressure of between about 3 torr and 8 torr, and at a power of between about 120 watts and 200 watts.
claim 13
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/865,923 US6413885B2 (en) | 1999-07-16 | 2001-05-29 | Method for patterning semiconductor devices on a silicon substrate using oxynitride film |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/356,006 US6258734B1 (en) | 1999-07-16 | 1999-07-16 | Method for patterning semiconductor devices on a silicon substrate using oxynitride film |
US09/865,923 US6413885B2 (en) | 1999-07-16 | 2001-05-29 | Method for patterning semiconductor devices on a silicon substrate using oxynitride film |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/356,006 Division US6258734B1 (en) | 1999-07-16 | 1999-07-16 | Method for patterning semiconductor devices on a silicon substrate using oxynitride film |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010027021A1 true US20010027021A1 (en) | 2001-10-04 |
US6413885B2 US6413885B2 (en) | 2002-07-02 |
Family
ID=23399699
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/356,006 Expired - Lifetime US6258734B1 (en) | 1999-07-16 | 1999-07-16 | Method for patterning semiconductor devices on a silicon substrate using oxynitride film |
US09/865,923 Expired - Lifetime US6413885B2 (en) | 1999-07-16 | 2001-05-29 | Method for patterning semiconductor devices on a silicon substrate using oxynitride film |
US09/867,377 Expired - Lifetime US6372642B2 (en) | 1999-07-16 | 2001-05-30 | Method for patterning semiconductor devices with a resolution down to 0.12 μm on a silicon substrate using oxynitride film and deep UV lithography |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/356,006 Expired - Lifetime US6258734B1 (en) | 1999-07-16 | 1999-07-16 | Method for patterning semiconductor devices on a silicon substrate using oxynitride film |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/867,377 Expired - Lifetime US6372642B2 (en) | 1999-07-16 | 2001-05-30 | Method for patterning semiconductor devices with a resolution down to 0.12 μm on a silicon substrate using oxynitride film and deep UV lithography |
Country Status (1)
Country | Link |
---|---|
US (3) | US6258734B1 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6656761B2 (en) * | 2001-11-21 | 2003-12-02 | Motorola, Inc. | Method for forming a semiconductor device for detecting light |
US20060278607A1 (en) * | 2005-06-10 | 2006-12-14 | Hynix Semiconductor, Inc. | Method for fabricating semiconductor device with step gated asymmetric recess structure |
US20060287852A1 (en) * | 2005-06-20 | 2006-12-21 | Microsoft Corporation | Multi-sensory speech enhancement using a clean speech prior |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6255233B1 (en) * | 1998-12-30 | 2001-07-03 | Intel Corporation | In-situ silicon nitride and silicon based oxide deposition with graded interface for damascene application |
US6599766B1 (en) | 2001-12-28 | 2003-07-29 | Advanced Micro Devices, Inc. | Method for determining an anti reflective coating thickness for patterning a thin film semiconductor layer |
US7645657B2 (en) * | 2007-12-10 | 2010-01-12 | National Semiconductor Corporation | MOS transistor and method of forming the MOS transistor with a SiON etch stop layer that protects the transistor from PID and hot carrier degradation |
CN110890376B (en) * | 2018-09-11 | 2022-08-02 | 长鑫存储技术有限公司 | Method for manufacturing semiconductor device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4717631A (en) * | 1986-01-16 | 1988-01-05 | Rca Corporation | Silicon oxynitride passivated semiconductor body and method of making same |
US5252515A (en) * | 1991-08-12 | 1993-10-12 | Taiwan Semiconductor Manufacturing Company | Method for field inversion free multiple layer metallurgy VLSI processing |
US5378659A (en) | 1993-07-06 | 1995-01-03 | Motorola Inc. | Method and structure for forming an integrated circuit pattern on a semiconductor substrate |
KR960005761A (en) * | 1994-07-27 | 1996-02-23 | 이데이 노부유끼 | Semiconductor device |
US6037276A (en) * | 1997-10-27 | 2000-03-14 | Vanguard International Semiconductor Corporation | Method for improving patterning of a conductive layer in an integrated circuit |
TW392206B (en) * | 1998-03-25 | 2000-06-01 | Vanguard Int Semiconduct Corp | Oxynitride anti-reflective coating for a polysilicon substrate |
US6153541A (en) * | 1999-02-23 | 2000-11-28 | Vanguard International Semiconductor Corporation | Method for fabricating an oxynitride layer having anti-reflective properties and low leakage current |
US6228760B1 (en) * | 1999-03-08 | 2001-05-08 | Taiwan Semiconductor Manufacturing Company | Use of PE-SiON or PE-OXIDE for contact or via photo and for defect reduction with oxide and W chemical-mechanical polish |
-
1999
- 1999-07-16 US US09/356,006 patent/US6258734B1/en not_active Expired - Lifetime
-
2001
- 2001-05-29 US US09/865,923 patent/US6413885B2/en not_active Expired - Lifetime
- 2001-05-30 US US09/867,377 patent/US6372642B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6656761B2 (en) * | 2001-11-21 | 2003-12-02 | Motorola, Inc. | Method for forming a semiconductor device for detecting light |
US20060278607A1 (en) * | 2005-06-10 | 2006-12-14 | Hynix Semiconductor, Inc. | Method for fabricating semiconductor device with step gated asymmetric recess structure |
US20060287852A1 (en) * | 2005-06-20 | 2006-12-21 | Microsoft Corporation | Multi-sensory speech enhancement using a clean speech prior |
Also Published As
Publication number | Publication date |
---|---|
US6258734B1 (en) | 2001-07-10 |
US6413885B2 (en) | 2002-07-02 |
US20010024875A1 (en) | 2001-09-27 |
US6372642B2 (en) | 2002-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100300258B1 (en) | Method and structure for forming integrated circuit pattern on semiconductor substrate | |
US5525542A (en) | Method for making a semiconductor device having anti-reflective coating | |
US5674356A (en) | Method for forming a semiconductor device in which an anti reflective layer is formed by varying the composition thereof | |
US6133618A (en) | Semiconductor device having an anti-reflective layer and a method of manufacture thereof | |
US6030541A (en) | Process for defining a pattern using an anti-reflective coating and structure therefor | |
KR100424533B1 (en) | Process of isolation in integrated circuit fabrication, using an antireflective coating | |
US7390738B2 (en) | Fabrication of semiconductor devices using anti-reflective coatings | |
US5672243A (en) | Antireflection coating for highly reflective photolithographic layers comprising chromium oxide or chromium suboxide | |
JP3542118B2 (en) | Formation of non-reflective material layer, semiconductor manufacturing method using the same, and method of forming transistor gate stack | |
JP3284687B2 (en) | Manufacturing method of wiring pattern | |
US6153541A (en) | Method for fabricating an oxynitride layer having anti-reflective properties and low leakage current | |
US6258734B1 (en) | Method for patterning semiconductor devices on a silicon substrate using oxynitride film | |
US6133613A (en) | Anti-reflection oxynitride film for tungsten-silicide substrates | |
US6245682B1 (en) | Removal of SiON ARC film after poly photo and etch | |
US7109101B1 (en) | Capping layer for reducing amorphous carbon contamination of photoresist in semiconductor device manufacture; and process for making same | |
KR20210047811A (en) | Pellicle Using Boron Nitride Nanotube for Extreme Ultraviolet(EUV) Lithography and method for fabricating of the same | |
US6365333B2 (en) | Low temperature anti-reflective coating for IC lithography | |
US6806154B1 (en) | Method for forming a salicided MOSFET structure with tunable oxynitride spacer | |
JP2000106343A (en) | Manufacture of semiconductor device | |
KR100253589B1 (en) | Method of forming fine pattern of semiconductor device | |
KR100242464B1 (en) | Method of forming anti-reflection film of semiconductor device | |
US6221558B1 (en) | Anti-reflection oxynitride film for polysilicon substrates | |
KR100278832B1 (en) | Method of forming an anti reflection film in a semiconductor device | |
JP2994009B2 (en) | Method of forming insulating film | |
TW480607B (en) | Pattern definition method for semiconductor device manufacture process |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
FPAY | Fee payment |
Year of fee payment: 12 |