US20010019286A1 - Booster circuit - Google Patents

Booster circuit Download PDF

Info

Publication number
US20010019286A1
US20010019286A1 US09/842,711 US84271101A US2001019286A1 US 20010019286 A1 US20010019286 A1 US 20010019286A1 US 84271101 A US84271101 A US 84271101A US 2001019286 A1 US2001019286 A1 US 2001019286A1
Authority
US
United States
Prior art keywords
boost
effect transistor
voltage
field
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US09/842,711
Inventor
Koji Naganawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP10-109200 priority Critical
Priority to JP10920098A priority patent/JPH11308855A/en
Priority to US09/289,596 priority patent/US6268761B1/en
Application filed by NEC Corp filed Critical NEC Corp
Priority to US09/842,711 priority patent/US20010019286A1/en
Publication of US20010019286A1 publication Critical patent/US20010019286A1/en
Application status is Abandoned legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00Conversion of dc power input into dc power output
    • H02M3/02Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H02M3/073Charge pumps of the SCHENKEL type
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M2001/0003Details of control, feedback and regulation circuits
    • H02M2001/0032Control circuits allowing low power mode operation, e.g. "standby"
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02BCLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion
    • Y02B70/16Efficient standby or energy saving modes, e.g. detecting absence of load or auto-off

Abstract

Power source voltage is supplied to a boost driver of a booster circuit. The boost driver generates a pulse signal when a boost-starting signal indicative of start of boost is input. A boost capacitor boosts voltage level of an output terminal when the pulse signal is received. A precharge circuit supplies voltage to the output terminal on standby before boosting. A constant-voltage generating circuit supplies constant voltage to the precharge circuit.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a booster circuit used for reading data and such, and more particularly, to a booster circuit having function for controlling the boosting level within a desired range. [0002]
  • 2. Description of the Related Art [0003]
  • Conventionally, a booster circuit is used for boosting of a word line when data stored in a semiconductor storage device is read. For example, a conventional booster circuit is described in Japanese Patent Application Laid-open No. 6-60651. FIG. 1 is a circuit diagram showing a conventional booster circuit described in Japanese Patent Application Laid-open No. 6-60651. [0004]
  • In the conventional booster circuit, a boost-starting signal ATDBST is input to an input terminal of an inverter [0005] 505, and a voltage Vboost is output from a boost node NDBST. An output terminal of the inverter 505 is connected to an input terminal of an inverter 506, a gate of an N-channel MOS transistor 503 and a gate of a P-channel MOS transistor 501. An output terminal of the inverter 506 is connected to one terminal of a boosting capacitor 507 whose capacity is Cb. The other terminal of the boosting capacitor 507 is connected to the boost node NDBST.
  • A drain of the N-channel MOS transistor [0006] 503 is grounded and a source thereof is connected to a drain of an N-channel MOS transistor 504. A source of the N-channel MOS transistor 504 is connected to a gate of a P-channel MOS transistor 502, and the junction point VX thereof is connected to one of input/output terminals of the P-channel MOS transistor 501.
  • Power source voltage VCC is always supplied to a gate of the N-channel MOS transistor [0007] 504, and the N-channel MOS transistor 504 is always in ON state. Further, one of input terminals of the P-channel MOS transistor 502 is connected to the power source voltage VCC, and the other input/output terminal is connected to the boost node NDBST. The other input/output terminal of the P-channel MOS transistor 501 is also connected to the boost node NDBST.
  • In the conventional booster circuit having the above-described structure, on standby before boosting, the boost-starting signal ATDBST is input to the inverter [0008] 505 at low level. The level of the boost-starting signal ATDBST is inverted by the inverter 505, and a signal of the level VCC is input to the input terminal of the inverter 506, the gate of the N-channel MOS transistor 503 and the gate of the P-channel MOS transistor 501.
  • With the above operation, the output signal of the inverter [0009] 506 is held at low level, and a low level signal is input to the boosting capacitor 507.
  • The N-channel MOS transistor [0010] 503 is brought into ON state, and the boost node NDBST and a gate level (node VX) of the P-channel MOS transistor 502 are held at low level. Therefore, the P-channel MOS transistor 502 assumes ON state. At that time, the P-channel MOS transistor 501 is kept in OFF state. As the P-channel MOS transistor 502 is turned ON, the power source voltage level VCC appears in the boost node NDBST as it is.
  • When the boost is started from that state, the boost-starting signal ATDBST is switched from low level to high level VCC and is input to the input terminal of the inverter [0011] 505.
  • With this operation, the output signal of the inverter [0012] 505 is inverted from high level VCC to low level, and the output signal of the inverter 506 is inverted from low level to high level VCC.
  • Therefore, a signal of high level VCC is applied to one terminal of the capacitor [0013] 507, a low level signal is input to the gate of the N-channel MOS transistor 503 and the gate of the P-channel MOS transistor 501. When the signal of high level VCC is applied to the one terminal of the capacitor 507, the boost node NDBST is boosted from the power source voltage level VCC to a voltage level shown in the equation (1) by capacitive coupling in the capacitor 507.
  • Vboost=(1+(Cb/(Cb+Cl)))×VCC  (1)
  • When the boost is completed, the input level of the boost-starting signal ATDBST is switched from high level to low level. Therefore, voltage level of each node is returned to level before boost is started. Then, the boost is completed. [0014]
  • When the above-described conventional booster circuit is used as booster means for a word line when data is read from a non-volatile semiconductor storage device, since it is necessary to secure both reading margin for on-cell and reading margin for off-cell, it is necessary to control the boost level within a range between the upper limit target and the lower limit target. [0015]
  • However, there is a problem that it is extremely difficult to give the highest priority to the achievement of the lower limit target, and to also achieve the upper limit target. [0016]
  • The reason is that there exist characteristics as dependence properties of power source voltage of boost level that the boost level is proportional to about two times of the power source voltage as shown in the equation (1). [0017]
  • Further, if the conventional booster circuit is used as boost means for a ward line when data is read from a non-volatile semiconductor storage device, when the voltage level of the word line is excessively increased, the gate level of memory cell is brought into boost level, the drain is brought into voltage level of about lV, a pseudo weak writing mode is established. Therefore, reading is repeated and thus, there is a problem that variation is generated in a threshold value of the memory cell by the pseudo weak writing operation. [0018]
  • The reason is that there exist characteristics as dependence properties of power source voltage of boost level that the boost level is proportional to about two times of the power source voltage as described above. [0019]
  • SUMMARY OF THE INVENTION
  • It is an object of the present invention to provide a booster circuit capable of stably controlling boosting electric potential without depending on the power source voltage with respect to the target boost upper limit even when electric potential greater than the power source voltage is boosted. [0020]
  • According to one aspect of the present invention, a booster circuit includes an output terminal and a boost driver to which power source voltage is supplied. The boost driver generates a pulse signal when a boost-starting signal indicative of start of boost is input. The booster circuit further includes a boost capacitor which boosts voltage level of said output terminal when the pulse signal is received, a precharge circuit which supplies voltage to the output terminal on standby before boosting, and a constant-voltage generating circuit which supplies constant voltage to the precharge circuit. [0021]
  • According to another aspect of the present invention, a booster circuit includes an output terminal and a boost driver which generates a pulse signal when a boost-starting signal indicative of start of boost is input. The booster circuit further includes a boost capacitor which boosts voltage level of said output terminal when the pulse signal is received, a precharge circuit to which power source voltage is supplied, and a constant-voltage generating circuit which supplies constant voltage to the boost driver. The precharge circuit supplies voltage to the output terminal on standby before boosting. [0022]
  • According to a possible feature of the present invention, a booster circuit includes an output terminal and a boost driver which generates a pulse signal when a boost-starting signal indicative of start of boost is input. The booster circuit further includes a boost capacitor which boosts voltage level of the output terminal when the pulse signal is received, a precharge circuit which supplies voltage to the output terminal on standby before boosting, and a constant-voltage generating circuit which supplies constant voltage to the boost driver and the precharge circuit. [0023]
  • According to the present invention, at least one of the precharge level on standby before boosting and the amplitude level of the boost pulse may be controlled by the constant voltage generated from the constant-voltage generating circuit. Therefore, since at least one of them may be a level which does not rely on the power source voltage, it is possible to easily achieve the upper limit target even if the priority is given to the lower limit target of the boost level. [0024]
  • As a result, if the present invention is adapted to boost a voltage level of a word line when data is read from a non-volatile semiconductor storage device, it is possible to prevent the reading error due to boost of the voltage level of the word line. Similarly, it is possible to prevent the pseudo weak writing state due to the boost of the voltage level of the word line. [0025]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a circuit diagram showing a conventional booster circuit described in Japanese Patent Application Laid-open No. 6-60651; [0026]
  • FIG. 2 is a block diagram showing a booster circuit of a first embodiment of the present invention; [0027]
  • FIG. 3 is a circuit diagram showing the structure of a precharge circuit [0028] 105;
  • FIG. 4 is a circuit diagram showing the structure of a boost driver [0029] 102;
  • FIG. 5 is a block diagram showing a booster circuit of a second embodiment of the present invention; [0030]
  • FIG. 6 is a circuit diagram showing the structure of a precharge circuit [0031] 105 a; and
  • FIG. 7 is a circuit diagram showing the structure of a boost driver [0032] 102 a.
  • DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Booster circuits of embodiments of the present invention will be explained concretely with reference to the accompanying drawings below. FIG. 2 is a block diagram showing a booster circuit of a first embodiment of the present invention. [0033]
  • In the booster circuit of the first embodiment, a boost-starting signal ATDBST is input to an input terminal of an inverter [0034] 101, and a voltage Vboost is output from a boost node NDBST (high voltage output terminal). An input terminal of a boost driver 102 is connected to an output terminal of the inverter 101. One terminal of a boost capacitor 103 is connected to an output terminal of the boost driver 102. A boost pulse is generated from the boost driver 102 to the boost capacitor 103. The boost node NDBST is connected to the other terminal of the boost capacitor 103. The boost node NDBST is connected to a high voltage output terminal (Vboost), and the high voltage output terminal is boosted by the boost capacitor 103 which received the boost pulse. The capacity value of the boost capacitor 103 is Cb.
  • There is preferably provided a precharge circuit [0035] 105 connected to the high voltage output terminal for supplying voltage to the high voltage output terminal (Vboost) on standby before boosting. A constant voltage Vconst is input to the precharge circuit 105 as power source. An output terminal of the precharge circuit 105 is connected to the boost node NDBST.
  • Further, a boost load capacitor [0036] 106 may be connected to the boost node NDBST. The capacity value of the boost load capacitor 106 is Cl.
  • The booster circuit is preferably provided with a constant-voltage generating circuit [0037] 104 for supplying the constant voltage to the precharge circuit 105. The power source voltage VCC is supplied to the constant-voltage generating circuit 104, and the constant voltage Vconst is output from an output terminal of the constant-voltage generating circuit 104.
  • Next, the precharge circuit [0038] 105 used for the booster circuit of the first embodiment will be explained. FIG. 3 is a circuit diagram showing the structure of the precharge circuit 105.
  • The precharge circuit [0039] 105 can be provided with an inverter 206 having an input terminal to which the boost-starting signal ATDBST is input. An input terminal of an inverter 207 and a gate terminal of an N-channel MOS transistor 204 are connected to an output terminal of the inverter 206. A gate terminal of an N-channel MOS transistor 205 is connected to an output terminal of the inverter 207.
  • A source terminal of the N-channel MOS transistor [0040] 204 is grounded. A drain terminal of a P-channel MOS transistor 201, a gate terminal of a P-channel MOS transistor 202 and a gate terminal of a P-channel MOS transistor 203 are connected to a drain terminal of the N-channel MOS transistor 204.
  • A source terminal of the N-channel MOS transistor [0041] 205 is connected to a ground potential. A drain terminal of the P-channel MOS transistor 202 and a gate terminal of the P-channel MOS transistor 201 are connected to a drain terminal of the N-channel MOS transistor 205.
  • A source terminal of the P-channel MOS transistor [0042] 203 is connected to the constant voltage Vconst, and a drain terminal of the P-channel MOS transistor 203 is connected to the boost node NDBST.
  • The boost node NDBST is connected to the source terminals of the P-channel MOS transistors [0043] 201 and 202.
  • Next, the boost driver [0044] 102 used for the booster circuit of the first embodiment will be explained. FIG. 4 is a circuit diagram showing the structure of the boost driver 102.
  • The boost driver [0045] 102 can be provided with a P-channel MOS transistor 301 having a gate terminal to which an inverted signal BSTIN of the boost-starting signal is input. A source terminal of the P-channel MOS transistor 301 is connected to the power source voltage VCC, and a drain terminal of the P-channel MOS transistor 301 is connected to a boost pulse generating node BOOST.
  • The boost driver [0046] 102 may be also provided with an N-channel MOS transistor 302 having a gate terminal to which an inverted signal BSTIN of the boost-starting signal is input. A source terminal of the N-channel MOS transistor 302 is connected to a ground potential, and a drain terminal of the N-channel MOS transistor 302 is connected to the boost pulse generating node BOOST.
  • The operation of the booster circuit of the first embodiment structured as described above will be explained next. [0047]
  • On standby before boosting, the boost-starting signal ATDBST is input to the inverter [0048] 101 at low level. The level of the boost-starting signal ATDBST is inverted by the inverter 101 and a signal of high level VCC is input to the input terminal of the boost driver 102.
  • Thus, the output signal of the boost driver [0049] 102 is kept at low level, and the low level signal is input to one of the terminals of the boost capacitor 103. At that time, the voltage Vconst supplied from the constant-voltage generating circuit 104 appears in the boost node NDBST as it is through the precharge circuit 105, and electric charge is stored in the boost capacitor 103 and the boost load capacitor 106.
  • When the boost is started from that state, the boost-starting signal ATDBST is switched from low level to high level VCC and is input to the input terminal of the inverter [0050] 101.
  • Thus, the output signal of the inverter [0051] 101 is inverted from high level vcc to low level, and the output signal of the boost driver 102 is inverted from low level to high level VCC.
  • Therefore, a signal of high level VCC is applied to one terminal of the boost capacitor [0052] 103. When high level VCC signal is applied to one terminal of the boost capacitor 103, the boost node NDBST is boosted from the precharge level Vconst to a voltage level shown in the equation (2) by capacitive coupling in the boost capacitor 103.
  • Vboost=Vconst+(Cb/(Cb+Cl))×VCC  (2)
  • In the equation (2), Vboost is voltage which is output from the high voltage output terminal, Vconst is constant voltage which is output from the constant-voltage generating circuit [0053] 104, Cb is a capacity value of the boost capacitor 103, Cl is a capacity value of the boost load capacitor 106, and VCC is power source voltage supplied to the constant-voltage generating circuit 104.
  • When the boost is completed, the input level of the boost-starting signal ATDBST is switched from high level to low level. Therefore, voltage level of each node is returned to level before boost is started. Then, the boost is completed. [0054]
  • As described above, according to the first embodiment, since the precharge level on standby before boosting is constant voltage which does not rely on the power source voltage, it is easy to control the boost level to the upper limit. [0055]
  • Next, a second embodiment of the present invention will be explained. FIG. 5 is a block diagram showing a booster circuit of the second embodiment of the invention. [0056]
  • In the booster Circuit of the second embodiment, a boost-starting signal ATDBST is input to an input terminal of an inverter [0057] 101, and a voltage Vboost is output from a boost node NDBST (high voltage output terminal). An input terminal of a boost driver 102 a is preferably connected to an output terminal of the inverter 101. One terminal of a boost capacitor 103 is connected to an output terminal of the boost driver 102 a. A boost pulse is generated from the boost driver 102 a to the boost capacitor 103. The boost node NDBST is connected to the other terminal of the boost capacitor 103. The boost node NDBST is connected to a high voltage output terminal (Vboost), and the high voltage output terminal is boosted by the boost capacitor 103 which received the boost pulse. The capacity value of the boost capacitor 103 is Cb.
  • There may be provided a precharge circuit [0058] 105 a connected to the high voltage output terminal for supplying voltage to the high voltage output terminal (Vboost) on standby before boosting. A power source voltage VCC is input to the precharge circuit 105 a as power source. An output terminal of the precharge circuit 105 a is connected to the boost node NDBST.
  • Further, a boost load capacitor [0059] 106 is connected to the boost node NDBST. The capacity value of the boost load capacitor 106 is Cl.
  • The booster circuit is preferably provided with a constant-voltage generating circuit [0060] 104 for supplying the constant voltage Vconst to the boost driver 102 a. The power source voltage VCC is supplied to the constant-voltage generating circuit 104, and the constant voltage Vconst is output from an output terminal of the constant-voltage generating circuit 104.
  • Next, the precharge circuit [0061] 105 a and the boost driver 102 a used for the booster circuit of the second embodiment will be explained. FIG. 6 is a circuit diagram showing the structure of the precharge circuit 105 a and FIG. 7 is a circuit diagram showing the structure of the boost driver 102 a. In the precharge circuit 105 a shown in FIG. 6 or the boost driver 102 a shown in FIG. 7, elements similar to those of the precharge circuit 105 or the boost driver 102 shown in FIG. 3 or 4 are designated by the same reference numerals, and their detailed description will be omitted.
  • As shown in FIG. 6, the precharge circuit [0062] 105 a used in the second embodiment is preferably provided with a P-channel MOS transistor 203 a having a source terminal connected to the power source voltage VCC, instead of the transistor 203 having the source terminal connected to the constant voltage Vconst.
  • Further, as shown in FIG. 7, the booster circuit [0063] 102 a used in the second embodiment is preferably provided with a P-channel MOS transistor 301 a having a source terminal connected to the constant voltage Vconst, instead of the transistor 301 having the source terminal connected to the power source voltage VCC.
  • The operation of the booster circuit of the second embodiment structured as described above will be explained. [0064]
  • On standby before boosting, the boost-starting signal ATDBST is input to the inverter [0065] 101 at low level. The level of the boost-starting signal ATDBST is inverted by the inverter 101 and a signal of high level VCC is input to the input terminal of the boost driver 102 a.
  • Thus, the output signal of the boost driver [0066] 102 a is kept at low level, and the low level signal is input to one of the terminals of the boost capacitor 103. At that time, the power source voltage VCC appears in the boost node NDBST as it is through the precharge circuit 105 a, and electric charge is stored in the boost capacitor 103 and the boost load capacitor 106.
  • When the boost is started from that state, the boost-starting signal ATDBST is switched from low level to high level VCC and is input to the input terminal of the inverter [0067] 101.
  • Thus, the output signal of the inverter [0068] 101 is inverted from high level VCC to low level, and the output signal of the boost driver 102 a is inverted from low level to high level Vconst.
  • Therefore, a signal of high level Vconst is applied to one terminal of the boost capacitor [0069] 103. When a high level signal Vconst is applied to one terminal of the boost capacitor 103, the boost node NDBST is boosted from the precharge level VCC to a voltage level shown in the equation (3) by capacitive coupling in the boost capacitor 103.
  • Vboost=VCC+(Cb/(Cb+Cl))×Vconst  (3)
  • In the equation (3), Vboost is voltage which is output from the high voltage output terminal, Vconst is constant voltage which is output from the constant-voltage generating circuit [0070] 104, Cb is a capacity value of the boost capacitor 103, Cl is a capacity value of the boost load capacitor 106, and VCC is power source voltage supplied to the constant-voltage generating circuit 104.
  • When the boost is completed, the input of the boost-starting signal ATDBST is switched from high level to low level. Therefore, voltage level of each node is returned to level before boost is started. Then, the boost is completed. [0071]
  • As described above, according to the second embodiment, since amplitude level of the boost pulse is constant voltage which does not rely on the power source voltage, it is easy to control the boost level to the upper limit. [0072]
  • Although the constant voltage is supplied from the constant-voltage generating circuit [0073] 104 to the precharge circuit 105 in the first embodiment, and the constant voltage is supplied from the constant-voltage generating circuit 104 to the booster circuit 102 a in the second embodiment, the present invention should not be limited to such structures.
  • For example, the constant voltage may be supplied to both the precharge circuit and the boost driver from the constant-voltage generating circuit. In this case, the precharge circuit is preferably structured as shown in FIG. 3, and the constant voltage is supplied from the precharge circuit to the high voltage output terminal (Vboost) on standby before boosting. The boost driver is preferably structured as shown in FIG. 7, and the boost pulse is generated from the boost driver to the boost capacitor. The high voltage output terminal is boosted by the boost capacitor which received the boost pulse. In this case, each of the precharge level on standby before boosting and the amplitude level of the boost pulse is constant voltage which does not rely on the power source voltage. [0074]

Claims (8)

What is claimed is:
1. A booster circuit, comprising:
an output terminal;
a boost driver to which power source voltage is supplied, said boost driver generating a pulse signal when a boost-starting signal indicative of start of boost is input;
a boost capacitor which boosts voltage level of said output terminal when said pulse signal is received;
a precharge circuit which supplies voltage to said output terminal on standby before boosting; and
a constant-voltage generating circuit which supplies constant voltage to said precharge circuit.
2. A booster circuit, comprising:
an output terminal;
a boost driver which generates a pulse signal when a boost-starting signal indicative of start of boost is input;
a boost capacitor which boosts voltage level of said output terminal when said pulse signal is received;
a precharge circuit to which power source voltage is supplied, said precharge circuit supplying voltage to said output terminal on standby before boosting; and
a constant-voltage generating circuit which supplies constant voltage to said boost driver.
3. A booster circuit, comprising:
an output terminal;
a boost driver which generates a pulse signal when a boost-starting signal indicative of start of boost is input;
a boost capacitor which boosts voltage level of said output terminal when said pulse signal is received;
a precharge circuit which supplies voltage to said output terminal on standby before boosting; and
a constant-voltage generating circuit which supplies constant voltage to said boost driver and said precharge circuit.
4. A booster circuit according to
claim 1
, wherein
said precharge circuit comprises:
a field-effect transistor whose source is connected to said constant-voltage generating circuit and whose drain is connected to said output terminal; and
a control circuit which controls electric potential of a gate of said field-effect transistor in association with said boost-starting signal.
5. A booster circuit according to
claim 1
, wherein
said boost driver comprises:
a first field-effect transistor whose gate inputs an inverted signal of said boost-starting signal, said power source voltage being supplied to a source of said first field-effect transistor; and
a second field-effect transistor whose source is grounded and whose drain is connected to a drain of said first filed-effect transistor, a gate of said second field-effect transistor inputting an inverted signal of said boost-starting signal, and a conductive type of a channel of said second field-effect transistor being different from that of said first field-effect transistor.
6. A booster circuit according to
claim 2
, wherein
said precharge circuit comprises:
a field-effect transistor whose drain is connected to said output terminal, said power source voltage being supplied to a source of said field-effect transistor; and
a control circuit which controls electric potential of a gate of said field-effect transistor in association with said boost-starting signal.
7. A booster circuit according to
claim 2
, wherein
said boost driver comprises:
a first field-effect transistor whose source is connected to said constant-voltage generating circuit, a gate of said first field-effect transistor inputting an inverted signal of said boost-starting signal; and
a second field-effect transistor whose source is grounded and whose drain is connected to a drain of said first filed-effect transistor, a gate of said second field-effect transistor inputting an inverted signal of said boost-starting signal, and a conductive type of a channel of said second field-effect transistor being different from that of said first field-effect transistor.
8. A booster circuit according to
claim 3
, wherein
said precharge circuit comprises:
a first field-effect transistor whose source is connected to said constant-voltage generating circuit and whose drain is connected to said output terminal; and
a control circuit which controls electric potential of a gate of said first field-effect transistor in association with said boost-starting signal; and
said boost driver comprises:
a second field-effect transistor whose source is connected to said constant-voltage generating circuit, a gate of said second field-effect transistor inputting an inverted signal of said boost-starting signal; and
a third field-effect transistor whose source is grounded and whose drain is connected to a drain of said second filed-effect transistor, a gate of said third field-effect transistor inputting an inverted signal of said boost-starting signal, and a conductive type of a channel of said third field-effect transistor being different from that of said second field-effect transistor.
US09/842,711 1998-04-20 2001-04-27 Booster circuit Abandoned US20010019286A1 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP10-109200 1998-04-20
JP10920098A JPH11308855A (en) 1998-04-20 1998-04-20 Boosting circuit
US09/289,596 US6268761B1 (en) 1998-04-20 1999-04-12 Booster circuit
US09/842,711 US20010019286A1 (en) 1998-04-20 2001-04-27 Booster circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/842,711 US20010019286A1 (en) 1998-04-20 2001-04-27 Booster circuit

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/289,596 Division US6268761B1 (en) 1998-04-20 1999-04-12 Booster circuit

Publications (1)

Publication Number Publication Date
US20010019286A1 true US20010019286A1 (en) 2001-09-06

Family

ID=14504161

Family Applications (2)

Application Number Title Priority Date Filing Date
US09/289,596 Expired - Fee Related US6268761B1 (en) 1998-04-20 1999-04-12 Booster circuit
US09/842,711 Abandoned US20010019286A1 (en) 1998-04-20 2001-04-27 Booster circuit

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US09/289,596 Expired - Fee Related US6268761B1 (en) 1998-04-20 1999-04-12 Booster circuit

Country Status (6)

Country Link
US (2) US6268761B1 (en)
EP (1) EP0952662A3 (en)
JP (1) JPH11308855A (en)
KR (1) KR100336254B1 (en)
CN (1) CN1233058A (en)
TW (1) TW422981B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040130382A1 (en) * 2003-01-06 2004-07-08 Du Xiao Hong CMOS voltage booster circuit
US20040130383A1 (en) * 2003-01-06 2004-07-08 Du Xiao Hong CMOS voltage booster circuits
US20110032783A1 (en) * 2009-08-06 2011-02-10 Fujitsu Semiconductor Limited Semiconductor storage apparatus, and method and system for boosting word lines

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002032987A (en) * 2000-07-18 2002-01-31 Mitsubishi Electric Corp Internal voltage generating circuit
US6570434B1 (en) * 2000-09-15 2003-05-27 Infineon Technologies Ag Method to improve charge pump reliability, efficiency and size
US6404273B1 (en) * 2000-10-26 2002-06-11 Stmicroelectronics S.R.L. Voltage booster with a low output resistance
JP2003091997A (en) * 2001-09-19 2003-03-28 Seiko Epson Corp Nonvolatile semiconductor memory
KR100425474B1 (en) * 2001-11-21 2004-03-30 삼성전자주식회사 Data output method and data output circuit for applying reduced precharge level
ITVA20020017A1 (en) * 2002-02-21 2003-08-21 St Microelectronics Srl Integrated circuit voltage booster charge pump
JP4149415B2 (en) 2004-05-31 2008-09-10 株式会社ケーヒン Boost power supply control device and failure site identification method for boost power supply control device
US7767844B2 (en) 2005-05-23 2010-08-03 Atomic Energy Council Method for manufacturing diethylene triamine pentaacetic acid derivative
JP4808995B2 (en) 2005-05-24 2011-11-02 ルネサスエレクトロニクス株式会社 Semiconductor circuit device
KR100803364B1 (en) * 2006-11-13 2008-02-13 주식회사 하이닉스반도체 Circuit for generating vpp of semiconductor memory apparatus
CN101295536B (en) 2007-04-24 2011-08-17 南亚科技股份有限公司 Booster circuit and memory structure using the same
US7847621B2 (en) * 2007-11-13 2010-12-07 Rohm Co., Ltd. Control circuit and control method for charge pump circuit
CN101620886B (en) 2008-07-02 2012-01-25 中芯国际集成电路制造(上海)有限公司 Word line supercharger for flash memory
KR20180025355A (en) * 2016-08-29 2018-03-09 에스케이하이닉스 주식회사 Apparatus for Voltage Switching and Semiconductor Memory Apparatus Having the Same

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4736121A (en) * 1985-09-10 1988-04-05 Sos Microelettronica S.p.A. Charge pump circuit for driving N-channel MOS transistors
JPH0697836B2 (en) 1987-05-20 1994-11-30 松下電器産業株式会社 The step-up circuit
IT1258242B (en) * 1991-11-07 1996-02-22 Samsung Electronics Co Ltd semiconductor memory including pumping circuitry of the supply voltage device
JPH0660651A (en) 1992-07-31 1994-03-04 Sony Corp Step-up circuit and step-up method
JP3190940B2 (en) 1993-05-31 2001-07-23 松下電子工業株式会社 The step-up circuit
US5629843A (en) * 1993-10-15 1997-05-13 Micron Technology, Inc. Self compensating clamp circuit and method for limiting a potential at a pump circuit node
JPH09320267A (en) * 1996-05-28 1997-12-12 Oki Electric Ind Co Ltd Boosting circuit driving method and boosting circuit
KR100200721B1 (en) * 1996-08-20 1999-06-15 윤종용 Internal vpp generator of semiconductor memory device
US5767729A (en) * 1996-10-31 1998-06-16 Integrated Silicon Solution Inc. Distribution charge pump for nonvolatile memory device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040130382A1 (en) * 2003-01-06 2004-07-08 Du Xiao Hong CMOS voltage booster circuit
US20040130383A1 (en) * 2003-01-06 2004-07-08 Du Xiao Hong CMOS voltage booster circuits
US6909318B2 (en) * 2003-01-06 2005-06-21 Texas Instruments Incorporated CMOS voltage booster circuit
US7233194B2 (en) * 2003-01-06 2007-06-19 Texas Instruments Incorporated CMOS voltage booster circuits
US20110032783A1 (en) * 2009-08-06 2011-02-10 Fujitsu Semiconductor Limited Semiconductor storage apparatus, and method and system for boosting word lines
US8503247B2 (en) 2009-08-06 2013-08-06 Fujitsu Semiconductor Limited Semiconductor storage apparatus, and method and system for boosting word lines

Also Published As

Publication number Publication date
EP0952662A3 (en) 2002-02-06
JPH11308855A (en) 1999-11-05
TW422981B (en) 2001-02-21
CN1233058A (en) 1999-10-27
KR19990083335A (en) 1999-11-25
EP0952662A2 (en) 1999-10-27
US6268761B1 (en) 2001-07-31
KR100336254B1 (en) 2002-05-09

Similar Documents

Publication Publication Date Title
EP0382929B1 (en) Voltage regulator circuit
US6498761B2 (en) Power supply circuit and semiconductor memory device having the same
US6023187A (en) Voltage pump for integrated circuit and operating method thereof
US5436587A (en) Charge pump circuit with exponetral multiplication
US5335200A (en) High voltage negative charge pump with low voltage CMOS transistors
KR100270001B1 (en) Potential generation circuit
KR920001634B1 (en) Inter-mediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential
US6329869B1 (en) Semiconductor device with less influence of noise
US5521547A (en) Boost voltage generating circuit
US6091282A (en) High voltage generating circuit for a semiconductor memory circuit
EP0549374B1 (en) Nonvolatile semiconductor memory
CN100392763C (en) Boosting circuit with boosted voltage limited
US4800533A (en) Semiconductor nonvolatile memory device
US6201437B1 (en) Internal high voltage generation circuit capable of stably generating internal high voltage and circuit element therefor
US5553295A (en) Method and apparatus for regulating the output voltage of negative charge pumps
US5265052A (en) Wordline driver circuit for EEPROM memory cell
KR950002015B1 (en) Static source voltage generating circuit operated by an oscillator
US7595682B2 (en) Multi-stage charge pump without threshold drop with frequency modulation between embedded mode operations
US5671179A (en) Low power pulse generator for smart voltage flash eeprom
EP0475407B1 (en) DRAM using word line drive circuit system
US6052022A (en) Voltage boosting circuits having over-voltage protection circuits therein
US4883976A (en) Low power dual-mode CMOS bias voltage generator
US5483486A (en) Charge pump circuit for providing multiple output voltages for flash memory
US6522193B2 (en) Internal voltage generator for semiconductor memory device
US5495453A (en) Low power voltage detector circuit including a flash memory cell

Legal Events

Date Code Title Description
STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION