US20010004207A1 - CPU core voltage switching circuit - Google Patents

CPU core voltage switching circuit Download PDF

Info

Publication number
US20010004207A1
US20010004207A1 US09/736,563 US73656300A US2001004207A1 US 20010004207 A1 US20010004207 A1 US 20010004207A1 US 73656300 A US73656300 A US 73656300A US 2001004207 A1 US2001004207 A1 US 2001004207A1
Authority
US
United States
Prior art keywords
voltage
personal digital
digital assistant
cpu core
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09/736,563
Other versions
US6388432B2 (en
Inventor
Masanobu Uchida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
RPX Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP11-355264 priority Critical
Priority to JP35526499A priority patent/JP2001175368A/en
Assigned to NEC CORPORATION reassignment NEC CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: UCHIDA, MASANOBU
Application filed by NEC Corp filed Critical NEC Corp
Publication of US20010004207A1 publication Critical patent/US20010004207A1/en
Application granted granted Critical
Publication of US6388432B2 publication Critical patent/US6388432B2/en
Assigned to CRESCENT MOON, LLC reassignment CRESCENT MOON, LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NEC CORPORATION
Assigned to OAR ISLAND LLC reassignment OAR ISLAND LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: CRESCENT MOON, LLC
Assigned to RPX CORPORATION reassignment RPX CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: OAR ISLAND LLC
Assigned to JEFFERIES FINANCE LLC reassignment JEFFERIES FINANCE LLC SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: RPX CORPORATION
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/324Power saving characterised by the action undertaken by lowering clock frequency
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3296Power saving characterised by the action undertaken by lowering the supply or operating voltage
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/12Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply acting upon the main processing unit
    • Y02D10/126Frequency modification
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/17Power management
    • Y02D10/172Controlling the supply voltage

Abstract

A CPU core voltage switching circuit installed in a personal digital assistant wherein, when the personal digital assistant is using an application software product, a CPU clock frequency is reduced to a half of the frequency used when the personal digital assistant is in an initial start state or a memory data initialization state.

Description

    FIELD OF THE INVENTION
  • The present invention relates to a CPU (Central Processing Unit) core voltage switching circuit for reducing the power consumption of a CPU. [0001]
  • BACKGROUND OF THE INVENTION
  • Conventionally, a CPU core voltage switching circuit, to which the present invention pertains, has been used primarily in reducing the power consumption of the CPU. With respect to such a CPU core voltage switching circuit, used recently in personal digital assistants (PDA), there is need to reduce power consumption in a terminal. [0002]
  • SUMMARY OF THE DISCLOSURE
  • Conventionally, the CPU core voltage switching circuit used in a personal digital terminal (or assistant) requires a constant CPU core voltage. [0003]
  • However, there are problems encountered in the course of investigations toward the present invention. That is, the problems with the prior art reside in that, because the CPU core voltage (or the switching circuit thereof) requires a constant voltage, it is impossible to reduce power even when a slow CPU CLK (CPU clock pulse) is used or the load is reduced. [0004]
  • In view of the foregoing, it is an object of according to an aspect of the present invention to provide a low power-consumption CPU core voltage switching circuit. [0005]
  • It is another object according to another aspect of the present invention to provide a novel improved personal digital terminal or assistant. According to the present invention the CPU core voltage switching circuit is configured as described below. [0006]
  • According to a first aspect of the present invention, there is provided a CPU core voltage switching circuit installed in a personal digital assistant wherein, when the personal digital assistant is using (or performing) an application software product, CPU clock frequency is reduced to a half of a frequency used when the personal digital assistant is in an initial start state or a memory data initialization state. [0007]
  • According to a second aspect of the present invention, there is provided a CPU core voltage switching circuit wherein the CPU clock frequency used when the personal digital assistant is using an application software product is reduced to the half of a frequency used when the personal digital assistant is in the initial start state or in the memory data initialization state to make a CPU core voltage used when the personal digital assistant is using the application software product lower than a voltage used when the Personal digital assistant is in the initial start state or in the memory data initialization state. [0008]
  • According to a third respect of the present invention, there is provided a CPU core voltage switching circuit wherein the CPU clock frequency is 33 MHz when the personal digital assistant is in the initial start state or in the memory data initialization state, and wherein the CPU clock frequency is 16.5 MHz when the personal digital assistant is using the application software product. [0009]
  • According to a fourth aspect of the present invention, there is provided a CPU core voltage switching circuit wherein the CPU clock frequency is set to 33 MHz to set the CPU core voltage to a first voltage (e.g., 2.7 V) when the personal digital assistant is in the initial start state or in the memory data initialization state, and wherein the CPU clock frequency is set to 16.5 MHz to set the CPU core voltage to a second voltage (e.g., 2.0 V) which is lower than the first voltage when the personal digital assistant is using the application software product. [0010]
  • According to a fifth aspect of the present invention, there is provided a CPU core voltage switching circuit, comprising a gate module outputting an input voltage as a CPU core voltage in response to a voltage control signal representing a high voltage; a voltage decreasing module decreasing an input voltage in response to a voltage control signal representing a low voltage and outputting the input voltage as the CPU core voltage; and a voltage switching control module increasing the CPU clock frequency and outputting a voltage control signal representing the high voltage to the gate module if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and for decreasing the CPU clock frequency and outputting a voltage control signal representing the low voltage to the voltage decreasing module if the control signal indicates that the personal digital assistant is using the application software product, the voltage control signal being responsive to the control signal input to the personal digital assistant from an external unit. [0011]
  • According to a sixth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a gate module is a field effect transistor which receives an input voltage at a source terminal (S), receives a voltage control signal representing a high voltage at a gate terminal (G), and outputs the CPU core voltage at a drain terminal (D). [0012]
  • According to a seventh aspect of the present invention, there is provided a CPU core voltage switching circuit as defined by claim [0013] 5 wherein the voltage decreasing means is a regulator which receives the input voltage at an input terminal, receives the voltage control signal representing the low voltage at a control terminal, and outputs an output terminal voltage as the CPU core voltage at a drain terminal.
  • According to an eighth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a voltage switching control module comprises a hybrid IC (Integrated Circuit) which increases the CPU clock frequency if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and decreases the CPU clock frequency if the control signal indicates that the personal digital assistant is using the application software product; and an RS flip-flop and an OR circuit which, in response to the CPU clock frequency, output a voltage control signal representing a high voltage to a gate module if the CPU clock frequency is high, and outputs a voltage control signal representing a low voltage to the gate module if the CPU clock frequency is low. [0014]
  • According to a ninth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a hybrid IC comprises a CPU and a system controller. [0015]
  • According to a tenth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a hybrid IC sets the CPU clock frequency to a high frequency (e.g., 33 MHz) if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and sets the CPU clock frequency to a half of said high frequency (e.g., 16.5 MHz) if the control signal indicates that the personal digital assistant is using the application software product. [0016]
  • According to an eleventh aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a gate module outputs a high input voltage as a CPU core voltage (e.g., of 2.7 V) in response to the voltage control signal representing the high voltage. [0017]
  • According to a twelfth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a voltage decreasing module decreases the input voltage in response to the voltage control signal representing a low voltage and outputs low input voltage as the CPU core voltage (e.g. of 2.0 V). [0018]
  • According to a thirteenth aspect of the present invention, there is provided a personal digital assistant comprising the CPU core voltage switching circuit according to the first aspect. [0019]
  • According to a fourteenth aspect of the present invention, there is provided a personal digital assistant comprising the CPU core voltage switching circuit according to the fifth aspect, or any of other aspects relating to the voltage switching circuit. [0020]
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1 is a block diagram of an electric circuit representing an embodiment of the present invention. [0021]
  • FIG. 2 is an electric circuit diagram showing the voltage circuit [0022] 1 and the alteration switch 3 shown in FIG. 1.
  • FIG. 3 is an electric circuit diagram showing the internal circuit of the voltage switching control circuit [0023] 2 shown in FIG. 1.
  • PREFERRED EMBODIMENTS OF THE INVENTION
  • A CPU core voltage switching circuit according to the present invention drives an apparatus or terminal (such as a personal data assistant), in which a circuit according to the present invention is installed, at a first (high) CPU core voltage of 2.7 V when the apparatus or memory data is initialized, and at a second (low) CPU core voltage of 2.0 V when an application software product is used. More specifically, the circuit according to the present invention uses a first (high) frequency of f=33 MHz as a CPU CLK frequency to set the CPU core voltage to 2.7 V when an apparatus containing this circuit is initialized or memory data is initialized, a second (low) of frequency and f/2=16.5 MHz as a CPU CLK frequency to set the CPU core voltage to 2.0 V when an application software product is executed. [0024]
  • In a voltage switching control circuit [0025] 2, which will be decried later, a voltage switch trigger signal (control signal that will be described later; SUSPEND signal) is control led in advance by a control signal entered from an external switch, not shown in the figure, so that the state of that signal changes during a transitional period from the moment the apparatus is started or memory data is initialized to a moment an application screen is displayed. That is, immediately before start up of the application screen, the screen is once turned off and then turned on (this is equivalent to the mode in which power is turned off and then turned on via key operation), voltage switching is mechanically controlled by the external key described above.
  • An embodiment of the present invention will be described in more detail with reference to the attached drawings. [0026]
  • FIG. 1 is a block diagram showing the embodiment of the present invention. The embodiment comprises a voltage circuit [0027] 1 a voltage switching control circuit 2, and a change over switch 3 (Field Effect Transistor (FET) in this embodiment).
  • As shown in FIGS. 1 and 2, the voltage circuit [0028] 1 comprises a DC/DC converter 1-1 and a regulator 1-2. As shown in FIG. 3, the voltage switching control circuit 2 comprises a hybrid IC 2-1 composed of a CPU 2-101 and a system controller 2-102, an RS flip-flop 2-2, and an OR circuit 2-3.
  • The operation of the voltage circuit [0029] 1 and the change over switch 3 will be described by referring to FIGS. 2 and 3. When the input voltage (voltage of a battery 4) is applied to the (Step down) DC/DC converter 1-1 at the initial start of the apparatus (CPU CLK at f=33 MHz), an output signal 107 (2.7 V) is output. At this time, the regulator 1-2 is in the output stop (off) state and the change over switch 3 is on. Therefore, the output signal 107 is output directly as a CPU core voltage 108.
  • Next, when the apparatus proceeds from the initial start state to the application screen display state, the state of a SUSPEND signal [0030] 102 changes in response to a control signal from an external switch not shown in the figure. With the SUSPEND signal as a trigger, the states of a SELECT1 signal 104 and an output signal 100, which are output from the RS flip-flop 22 (FIG. 3) of the voltage switching control circuit 2, change. At this time, because the change over switch 3 is off and the regulator 1-2 is in the output state (ON), the output voltage of the regulator 1-2 is output directly as the CPU core voltage 108.
  • The operation of the voltage switching control circuit [0031] 2 will be described by referring to FIG. 3. The voltage switching control circuit 2 comprises a hybrid IC (MCM: Phoenix-HB) 2-1 composed of the CPU 2-101 and the system controller 2-102 and the RS flip-flop (HC74) 2-2. The RS flip-flop 2-2 receives a VP3S signal 101, the SUSPEND signal 102 that is output from the hybrid IC 2-1, and a PHNXPWRGD1 signal (reset signal) 103.
  • The RS flip-flop [0032] 2-2 generates its output signals, SELECT1 signal 104 and SELECT2 signal 105, on a rising edge of the SUSPEND signal 102.
  • The CPU core voltage switching signal in this embodiment, with the configuration described above, may reduce power consumption. [0033]
  • The present invention is not limited to the embodiment described above but may be applied to any preferable applications. [0034]
  • The number, positions, and shapes of components are not limited to those of the embodiment described above but may be changed according to an application to which the present invention is applied. [0035]
  • In the drawings, the same reference numerals denote the same structural elements. [0036]
  • The meritorious effects of the present invention are summarized as follows. [0037]
  • The present invention provides a low power-consumption CPU core voltage switching circuit configured as described above. [0038]
  • It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing the gist and scope of the present invention as disclosed herein and claimed as appended herewith. [0039]
  • Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned. [0040]

Claims (17)

What is claimed is:
1. A Central Processing Unit, termed hereafter as “CPU”, core voltage switching circuit installed in a personal digital assistant
wherein, when the personal digital assistant is using an application software product, a CPU clock frequency is reduced to a half of a frequency used when the personal digital assistant is in an initial start state or a memory data initialization state.
2. The CPU core voltage switching circuit as defined by
claim 1
wherein the CPU clock frequency used when the personal digital assistant is using the application software product is reduced to the half of the frequency used when the personal digital assistant is in the initial start state or in the memory data initialization state to set a CPU core voltage used when the personal digital assistant is using the application software product to a lower voltage than a voltage used when the personal digital assistant is in the initial start state or in the memory data initialization state.
3. The CPU core voltage switching circuit as defined by
claim 1
wherein the CPU clock frequency is 33 MHz when the personal digital assistant is in the initial start state or in the memory data initialization state and wherein the CPU clock frequency is 16.5 MHz when the personal digital assistant is using the application software product.
4. The CPU core voltage switching circuit as defined by
claim 1
wherein the CPU clock frequency is set to 33 MHz to set the CPU core voltage to 2.7 V when the personal digital assistant is in the initial start state or in the memory data initialization state, and
wherein the CPU clock frequency is set to 16.5 MHz to set the CPU core voltage to 2.0 V when the personal digital assistant is using the application software product.
5. The CPU core voltage switching circuit as defined by
claim 1
, comprising:
a gate circuit outputting an input voltage as the CPU core voltage in response to a voltage control signal representing a high voltage;
a voltage decreasing circuit decreasing the input voltage in response to the voltage control signal representing a low voltage and outputting the input voltage as the CPU core voltage; and
a voltage switching control circuit increasing the CPU clock frequency and outputting the voltage control signal representing the high voltage to said gate circuit if the control signal indicates that said personal digital assistant is in the initial start state or in the memory data initialization state, said voltage switching control circuit decreasing the CPU clock frequency and outputting the voltage control signal representing the low voltage to said voltage decreasing circuit if the control signal indicates that said personal digital assistant is using the application software product, the voltage control signal being responsive to the control signal input to said personal digital assistant from an external unit.
6. The CPU core voltage switching circuit as defined by
claim 5
wherein said gate circuit is a field effect transistor which receives the input voltage at a source terminal (S), receives the voltage control signal representing the high voltage at a gate terminal (G), and outputs the CPU core voltage at a drain terminal (D).
7. The CPU core voltage switching circuit as defined by
claim 5
wherein said voltage decreasing circuit is a regulator which receives the input voltage at an input terminal, receives the voltage control signal representing the low voltage at a control terminal, and outputs an output terminal voltage as the CPU core voltage at a drain terminal.
8. The CPU core voltage switching circuit as defined by
claim 5
wherein said voltage switching control circuit comprises:
a hybrid Integrated Circuit, termed “IC” herein, which increases the CPU clock frequency if the control signal indicates that said personal digital assistant is in the initial start state or in the memory data initialization state, and decreases the CPU clock frequency if the control signal indicates that said personal digital assistant is using the application software product; and
an Reset-Set, termed as “RS” herein, flip-flop and an OR circuit which, in response to the CPU clock frequency, output a voltage control signal representing the high voltage to the gate circuit if the CPU clock frequency is high, and outputs a voltage control signal representing the low voltage to the gate circuit if the CPU clock frequency is low.
9. The CPU core voltage switching circuit as defined by
claim 5
wherein said hybrid IC comprises a CPU and a system controller.
10. The CPU core voltage switching circuit as defined by
claim 5
wherein said hybrid IC sets the CPU clock frequency to 33 MHz if the control signal indicates that said personal digital assistant is in the initial start state or in the memory data initialization state, and sets the CPU clock frequency to 16.5 MHz if the control signal indicates that said personal digital assistant is using the application software product.
11. The CPU core voltage switching circuit as defined by
claim 10
wherein the gate circuit outputs an input voltage as the CPU core voltage of 2.7 V in response to the voltage control signal representing the high voltage.
12. The CPU core voltage switching circuit as defined by
claim 10
wherein the voltage decreasing circuit decreases the input voltage in response to the voltage control signal representing the low voltage, and outputs an input voltage of 2.0 V as the CPU core voltage.
13. A personal digital assistant comprising the CPU core voltage switching circuit as defined by
claim 1
.
14. A personal digital assistant comprising the CPU core voltage switching circuit as defined by
claim 5
.
15. A personal digital assistant comprising a CPU core voltage switching circuit,
said CPU core voltage switching circuit outputting a first CPU clock frequency when the personal digital assistant is in an initial start state or a memory data initialization state and a second lower CPU clock frequency as compared to the first frequency when the personal digital assistant is using an application software product.
16. The personal digital assistant as defined by
claim 15
wherein the second lower CPU clock frequency is reduced to a half of the first frequency.
17. The personal digital assistant as defined by
claim 15
wherein upon lowering the second frequency, said CPU core voltage switching circuit sets a CPU core voltage to a lower voltage as compared to a first CPU core voltage used when the first CPU clock frequency is output.
US09/736,563 1999-12-15 2000-12-13 CPU core voltage switching circuit Active US6388432B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP11-355264 1999-12-15
JP35526499A JP2001175368A (en) 1999-12-15 1999-12-15 Cpu core voltage switching circuit

Publications (2)

Publication Number Publication Date
US20010004207A1 true US20010004207A1 (en) 2001-06-21
US6388432B2 US6388432B2 (en) 2002-05-14

Family

ID=18442929

Family Applications (1)

Application Number Title Priority Date Filing Date
US09/736,563 Active US6388432B2 (en) 1999-12-15 2000-12-13 CPU core voltage switching circuit

Country Status (2)

Country Link
US (1) US6388432B2 (en)
JP (1) JP2001175368A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070061601A1 (en) * 2005-09-14 2007-03-15 Samsung Electronics Co., Ltd. Computer and control method thereof

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7100061B2 (en) 2000-01-18 2006-08-29 Transmeta Corporation Adaptive power control
US6968469B1 (en) 2000-06-16 2005-11-22 Transmeta Corporation System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored
US7260731B1 (en) 2000-10-23 2007-08-21 Transmeta Corporation Saving power when in or transitioning to a static mode of a processor
JP3817446B2 (en) * 2001-02-15 2006-09-06 株式会社リコー Power supply circuit and output voltage control method for DC-DC converter
KR100776002B1 (en) 2001-07-18 2007-11-19 삼성전자주식회사 Computer system and method of controlling the same
JP2003284322A (en) * 2002-03-20 2003-10-03 Fujitsu Ltd Semiconductor device having voltage monitoring circuit
US7180322B1 (en) 2002-04-16 2007-02-20 Transmeta Corporation Closed loop feedback control of integrated circuits
US7786756B1 (en) 2002-12-31 2010-08-31 Vjekoslav Svilan Method and system for latchup suppression
US7336090B1 (en) 2002-04-16 2008-02-26 Transmeta Corporation Frequency specific closed loop feedback control of integrated circuits
US7941675B2 (en) * 2002-12-31 2011-05-10 Burr James B Adaptive power control
US7949864B1 (en) 2002-12-31 2011-05-24 Vjekoslav Svilan Balanced adaptive body bias control
US7228242B2 (en) 2002-12-31 2007-06-05 Transmeta Corporation Adaptive power control based on pre package characterization of integrated circuits
US7953990B2 (en) * 2002-12-31 2011-05-31 Stewart Thomas E Adaptive power control based on post package characterization of integrated circuits
US6900621B1 (en) * 2003-07-03 2005-05-31 Inovys Digitally controlled modular power supply for automated test equipment
US7642835B1 (en) * 2003-11-12 2010-01-05 Robert Fu System for substrate potential regulation during power-up in integrated circuits
US7649402B1 (en) 2003-12-23 2010-01-19 Tien-Min Chen Feedback-controlled body-bias voltage source
US7012461B1 (en) 2003-12-23 2006-03-14 Transmeta Corporation Stabilization component for a substrate potential regulation circuit
US7129771B1 (en) 2003-12-23 2006-10-31 Transmeta Corporation Servo loop for well bias voltage source
US7692477B1 (en) 2003-12-23 2010-04-06 Tien-Min Chen Precise control component for a substrate potential regulation circuit
US7205758B1 (en) 2004-02-02 2007-04-17 Transmeta Corporation Systems and methods for adjusting threshold voltage
US7816742B1 (en) * 2004-09-30 2010-10-19 Koniaris Kleanthes G Systems and methods for integrated circuits comprising multiple body biasing domains
US7859062B1 (en) 2004-02-02 2010-12-28 Koniaris Kleanthes G Systems and methods for integrated circuits comprising multiple body biasing domains
US7774625B1 (en) 2004-06-22 2010-08-10 Eric Chien-Li Sheng Adaptive voltage control by accessing information stored within and specific to a microprocessor
US7562233B1 (en) 2004-06-22 2009-07-14 Transmeta Corporation Adaptive control of operating and body bias voltages
US8099619B2 (en) * 2006-09-28 2012-01-17 Intel Corporation Voltage regulator with drive override
TWM313812U (en) * 2006-11-27 2007-06-11 Micro Star Int Co Ltd Computer device with over voltage protection
US9698672B2 (en) * 2014-06-16 2017-07-04 City University Of Hong Kong Input filter for a power electronic system
US9893628B2 (en) * 2015-10-30 2018-02-13 Apple Inc. AC-DC power converters with improved voltage output level transitions
CN106020893B (en) * 2016-05-26 2019-03-15 北京小米移动软件有限公司 Using the method and device of installation

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5166466A (en) * 1974-12-05 1976-06-09 Nippon Electronics Memory Ind
JPS54148430A (en) 1978-05-15 1979-11-20 Nec Corp Digital device
US4686616A (en) * 1986-10-03 1987-08-11 Intecolor Corporation Power supply operable on varying inputs
JPH05108193A (en) 1991-10-15 1993-04-30 Nec Corp Microcomputer
JPH0781186A (en) 1993-06-30 1995-03-28 Canon Inc Power-saving device for information-processing system
JP3385811B2 (en) 1994-07-20 2003-03-10 セイコーエプソン株式会社 Semiconductor device, microcomputer and electronic equipment
JPH11107846A (en) * 1997-10-07 1999-04-20 Jatco Corp Vehicular controller
US6085277A (en) * 1997-10-15 2000-07-04 International Business Machines Corporation Interrupt and message batching apparatus and method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070061601A1 (en) * 2005-09-14 2007-03-15 Samsung Electronics Co., Ltd. Computer and control method thereof
US7802122B2 (en) * 2005-09-14 2010-09-21 Samsung Electronics Co., Ltd. Computer and control method thereof
US8635485B2 (en) 2005-09-14 2014-01-21 Samsung Electronics Co., Ltd. Computer and control method thereof

Also Published As

Publication number Publication date
US6388432B2 (en) 2002-05-14
JP2001175368A (en) 2001-06-29

Similar Documents

Publication Publication Date Title
US8558529B2 (en) Control circuit for synchronous rectification type step-down switching regulator
EP2239647B1 (en) Motherboard with electronic device for reducing power consumption during sleep mode of computer motherboard
KR100747684B1 (en) Power of sequence for apparatus and driving for method thereof
KR100399662B1 (en) Configurable power management system having an enable or bypass available clock stabilization filter in accordance with the use of the crystal oscillator or the oscillator can
US6938108B2 (en) Micro-controller having USB control unit, MC unit and oscillating circuit commonly used by the USB control unit and the MC unit
TW573245B (en) CPU powerdown method and apparatus therefor
US6433584B1 (en) Semiconductor integrated circuit
US6501300B2 (en) Semiconductor integrated circuit
KR100371181B1 (en) Power saving method for portable appliance
US6192479B1 (en) Data processing with progressive, adaptive, CPU-driven power management
KR100473128B1 (en) Charge-pump type voltage supply circuit and driving apparatus for display device using the same, and display device
KR20130131332A (en) Gate driving circuit and method, and liquid crystal display
US7825919B2 (en) Source voltage removal detection circuit and display device including the same
US9639198B2 (en) Semiconductor device
KR100564575B1 (en) Consumption power-controlled boosting apparatus, boosting power system providing for automatically consumption power-dependent boosting using decreased capacitors method thereof
US7149910B2 (en) Apparatus for processing a set of instructions initially at a low speed for a predetermined time then processing the set of instructions at a higher speed until completion
US7263622B2 (en) Power-saving device for controlling circuit operation, and information processing apparatus
CN1145831C (en) Wirefree telephone
US6249167B1 (en) Semiconductor integrated circuit, semiconductor device, and electronic equipment comprising the same
KR100524985B1 (en) Effective boosting circuit, boosting power unit having it and providing for automatically load-dependent boosting, and power boosting control method thereof
JP3898668B2 (en) How to reduce the power consumption of LCD panels
KR100549157B1 (en) Liquid crystal display device
US7196701B2 (en) Driving apparatus for display device
US8344986B2 (en) Portable electronic display device having a timing controller that reduces power consumption
US6363031B2 (en) Circuit, architecture and method for reducing power consumption in a synchronous integrated circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UCHIDA, MASANOBU;REEL/FRAME:011384/0215

Effective date: 20001204

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4

AS Assignment

Owner name: CRESCENT MOON, LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:023129/0374

Effective date: 20090616

FPAY Fee payment

Year of fee payment: 8

AS Assignment

Owner name: RPX CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OAR ISLAND LLC;REEL/FRAME:028146/0023

Effective date: 20120420

FPAY Fee payment

Year of fee payment: 12

AS Assignment

Owner name: JEFFERIES FINANCE LLC, NEW YORK

Free format text: SECURITY INTEREST;ASSIGNOR:RPX CORPORATION;REEL/FRAME:046486/0433

Effective date: 20180619