US20010004207A1 - CPU core voltage switching circuit - Google Patents
CPU core voltage switching circuit Download PDFInfo
- Publication number
- US20010004207A1 US20010004207A1 US09/736,563 US73656300A US2001004207A1 US 20010004207 A1 US20010004207 A1 US 20010004207A1 US 73656300 A US73656300 A US 73656300A US 2001004207 A1 US2001004207 A1 US 2001004207A1
- Authority
- US
- United States
- Prior art keywords
- voltage
- personal digital
- digital assistant
- cpu core
- cpu
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present invention relates to a CPU (Central Processing Unit) core voltage switching circuit for reducing the power consumption of a CPU.
- CPU Central Processing Unit
- a CPU core voltage switching circuit to which the present invention pertains, has been used primarily in reducing the power consumption of the CPU.
- PDA personal digital assistants
- the CPU core voltage switching circuit is configured as described below.
- a CPU core voltage switching circuit installed in a personal digital assistant wherein, when the personal digital assistant is using (or performing) an application software product, CPU clock frequency is reduced to a half of a frequency used when the personal digital assistant is in an initial start state or a memory data initialization state.
- a CPU core voltage switching circuit wherein the CPU clock frequency used when the personal digital assistant is using an application software product is reduced to the half of a frequency used when the personal digital assistant is in the initial start state or in the memory data initialization state to make a CPU core voltage used when the personal digital assistant is using the application software product lower than a voltage used when the Personal digital assistant is in the initial start state or in the memory data initialization state.
- a CPU core voltage switching circuit wherein the CPU clock frequency is 33 MHz when the personal digital assistant is in the initial start state or in the memory data initialization state, and wherein the CPU clock frequency is 16.5 MHz when the personal digital assistant is using the application software product.
- a CPU core voltage switching circuit wherein the CPU clock frequency is set to 33 MHz to set the CPU core voltage to a first voltage (e.g., 2.7 V) when the personal digital assistant is in the initial start state or in the memory data initialization state, and wherein the CPU clock frequency is set to 16.5 MHz to set the CPU core voltage to a second voltage (e.g., 2.0 V) which is lower than the first voltage when the personal digital assistant is using the application software product.
- a first voltage e.g., 2.7 V
- the CPU clock frequency is set to 16.5 MHz to set the CPU core voltage to a second voltage (e.g., 2.0 V) which is lower than the first voltage when the personal digital assistant is using the application software product.
- a CPU core voltage switching circuit comprising a gate module outputting an input voltage as a CPU core voltage in response to a voltage control signal representing a high voltage; a voltage decreasing module decreasing an input voltage in response to a voltage control signal representing a low voltage and outputting the input voltage as the CPU core voltage; and a voltage switching control module increasing the CPU clock frequency and outputting a voltage control signal representing the high voltage to the gate module if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and for decreasing the CPU clock frequency and outputting a voltage control signal representing the low voltage to the voltage decreasing module if the control signal indicates that the personal digital assistant is using the application software product, the voltage control signal being responsive to the control signal input to the personal digital assistant from an external unit.
- a gate module is a field effect transistor which receives an input voltage at a source terminal (S), receives a voltage control signal representing a high voltage at a gate terminal (G), and outputs the CPU core voltage at a drain terminal (D).
- a CPU core voltage switching circuit as defined by claim 5 wherein the voltage decreasing means is a regulator which receives the input voltage at an input terminal, receives the voltage control signal representing the low voltage at a control terminal, and outputs an output terminal voltage as the CPU core voltage at a drain terminal.
- the voltage decreasing means is a regulator which receives the input voltage at an input terminal, receives the voltage control signal representing the low voltage at a control terminal, and outputs an output terminal voltage as the CPU core voltage at a drain terminal.
- a voltage switching control module comprises a hybrid IC (Integrated Circuit) which increases the CPU clock frequency if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and decreases the CPU clock frequency if the control signal indicates that the personal digital assistant is using the application software product; and an RS flip-flop and an OR circuit which, in response to the CPU clock frequency, output a voltage control signal representing a high voltage to a gate module if the CPU clock frequency is high, and outputs a voltage control signal representing a low voltage to the gate module if the CPU clock frequency is low.
- a hybrid IC Integrated Circuit
- a CPU core voltage switching circuit wherein a hybrid IC comprises a CPU and a system controller.
- a CPU core voltage switching circuit wherein a hybrid IC sets the CPU clock frequency to a high frequency (e.g., 33 MHz) if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and sets the CPU clock frequency to a half of said high frequency (e.g., 16.5 MHz) if the control signal indicates that the personal digital assistant is using the application software product.
- a high frequency e.g., 33 MHz
- a CPU core voltage switching circuit wherein a gate module outputs a high input voltage as a CPU core voltage (e.g., of 2.7 V) in response to the voltage control signal representing the high voltage.
- a gate module outputs a high input voltage as a CPU core voltage (e.g., of 2.7 V) in response to the voltage control signal representing the high voltage.
- a voltage decreasing module decreases the input voltage in response to the voltage control signal representing a low voltage and outputs low input voltage as the CPU core voltage (e.g. of 2.0 V).
- a personal digital assistant comprising the CPU core voltage switching circuit according to the first aspect.
- a personal digital assistant comprising the CPU core voltage switching circuit according to the fifth aspect, or any of other aspects relating to the voltage switching circuit.
- FIG. 1 is a block diagram of an electric circuit representing an embodiment of the present invention.
- FIG. 2 is an electric circuit diagram showing the voltage circuit 1 and the alteration switch 3 shown in FIG. 1.
- FIG. 3 is an electric circuit diagram showing the internal circuit of the voltage switching control circuit 2 shown in FIG. 1.
- a voltage switch trigger signal (control signal that will be described later; SUSPEND signal) is control led in advance by a control signal entered from an external switch, not shown in the figure, so that the state of that signal changes during a transitional period from the moment the apparatus is started or memory data is initialized to a moment an application screen is displayed. That is, immediately before start up of the application screen, the screen is once turned off and then turned on (this is equivalent to the mode in which power is turned off and then turned on via key operation), voltage switching is mechanically controlled by the external key described above.
- FIG. 1 is a block diagram showing the embodiment of the present invention.
- the embodiment comprises a voltage circuit 1 a voltage switching control circuit 2 , and a change over switch 3 (Field Effect Transistor (FET) in this embodiment).
- FET Field Effect Transistor
- the voltage circuit 1 comprises a DC/DC converter 1 - 1 and a regulator 1 - 2 .
- the voltage switching control circuit 2 comprises a hybrid IC 2 - 1 composed of a CPU 2 - 101 and a system controller 2 - 102 , an RS flip-flop 2 - 2 , and an OR circuit 2 - 3 .
- the state of a SUSPEND signal 102 changes in response to a control signal from an external switch not shown in the figure.
- the states of a SELECT 1 signal 104 and an output signal 100 which are output from the RS flip-flop 22 (FIG. 3) of the voltage switching control circuit 2 , change.
- the change over switch 3 is off and the regulator 1 - 2 is in the output state (ON)
- the output voltage of the regulator 1 - 2 is output directly as the CPU core voltage 108 .
- the operation of the voltage switching control circuit 2 will be described by referring to FIG. 3.
- the voltage switching control circuit 2 comprises a hybrid IC (MCM: Phoenix-HB) 2 - 1 composed of the CPU 2 - 101 and the system controller 2 - 102 and the RS flip-flop (HC 74 ) 2 - 2 .
- the RS flip-flop 2 - 2 receives a VP 3 S signal 101 , the SUSPEND signal 102 that is output from the hybrid IC 2 - 1 , and a PHNXPWRGD1 signal (reset signal) 103 .
- the RS flip-flop 2 - 2 generates its output signals, SELECT 1 signal 104 and SELECT 2 signal 105 , on a rising edge of the SUSPEND signal 102 .
- the CPU core voltage switching signal in this embodiment may reduce power consumption.
- the present invention provides a low power-consumption CPU core voltage switching circuit configured as described above.
Abstract
Description
- The present invention relates to a CPU (Central Processing Unit) core voltage switching circuit for reducing the power consumption of a CPU.
- Conventionally, a CPU core voltage switching circuit, to which the present invention pertains, has been used primarily in reducing the power consumption of the CPU. With respect to such a CPU core voltage switching circuit, used recently in personal digital assistants (PDA), there is need to reduce power consumption in a terminal.
- Conventionally, the CPU core voltage switching circuit used in a personal digital terminal (or assistant) requires a constant CPU core voltage.
- However, there are problems encountered in the course of investigations toward the present invention. That is, the problems with the prior art reside in that, because the CPU core voltage (or the switching circuit thereof) requires a constant voltage, it is impossible to reduce power even when a slow CPU CLK (CPU clock pulse) is used or the load is reduced.
- In view of the foregoing, it is an object of according to an aspect of the present invention to provide a low power-consumption CPU core voltage switching circuit.
- It is another object according to another aspect of the present invention to provide a novel improved personal digital terminal or assistant. According to the present invention the CPU core voltage switching circuit is configured as described below.
- According to a first aspect of the present invention, there is provided a CPU core voltage switching circuit installed in a personal digital assistant wherein, when the personal digital assistant is using (or performing) an application software product, CPU clock frequency is reduced to a half of a frequency used when the personal digital assistant is in an initial start state or a memory data initialization state.
- According to a second aspect of the present invention, there is provided a CPU core voltage switching circuit wherein the CPU clock frequency used when the personal digital assistant is using an application software product is reduced to the half of a frequency used when the personal digital assistant is in the initial start state or in the memory data initialization state to make a CPU core voltage used when the personal digital assistant is using the application software product lower than a voltage used when the Personal digital assistant is in the initial start state or in the memory data initialization state.
- According to a third respect of the present invention, there is provided a CPU core voltage switching circuit wherein the CPU clock frequency is 33 MHz when the personal digital assistant is in the initial start state or in the memory data initialization state, and wherein the CPU clock frequency is 16.5 MHz when the personal digital assistant is using the application software product.
- According to a fourth aspect of the present invention, there is provided a CPU core voltage switching circuit wherein the CPU clock frequency is set to 33 MHz to set the CPU core voltage to a first voltage (e.g., 2.7 V) when the personal digital assistant is in the initial start state or in the memory data initialization state, and wherein the CPU clock frequency is set to 16.5 MHz to set the CPU core voltage to a second voltage (e.g., 2.0 V) which is lower than the first voltage when the personal digital assistant is using the application software product.
- According to a fifth aspect of the present invention, there is provided a CPU core voltage switching circuit, comprising a gate module outputting an input voltage as a CPU core voltage in response to a voltage control signal representing a high voltage; a voltage decreasing module decreasing an input voltage in response to a voltage control signal representing a low voltage and outputting the input voltage as the CPU core voltage; and a voltage switching control module increasing the CPU clock frequency and outputting a voltage control signal representing the high voltage to the gate module if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and for decreasing the CPU clock frequency and outputting a voltage control signal representing the low voltage to the voltage decreasing module if the control signal indicates that the personal digital assistant is using the application software product, the voltage control signal being responsive to the control signal input to the personal digital assistant from an external unit.
- According to a sixth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a gate module is a field effect transistor which receives an input voltage at a source terminal (S), receives a voltage control signal representing a high voltage at a gate terminal (G), and outputs the CPU core voltage at a drain terminal (D).
- According to a seventh aspect of the present invention, there is provided a CPU core voltage switching circuit as defined by
claim 5 wherein the voltage decreasing means is a regulator which receives the input voltage at an input terminal, receives the voltage control signal representing the low voltage at a control terminal, and outputs an output terminal voltage as the CPU core voltage at a drain terminal. - According to an eighth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a voltage switching control module comprises a hybrid IC (Integrated Circuit) which increases the CPU clock frequency if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and decreases the CPU clock frequency if the control signal indicates that the personal digital assistant is using the application software product; and an RS flip-flop and an OR circuit which, in response to the CPU clock frequency, output a voltage control signal representing a high voltage to a gate module if the CPU clock frequency is high, and outputs a voltage control signal representing a low voltage to the gate module if the CPU clock frequency is low.
- According to a ninth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a hybrid IC comprises a CPU and a system controller.
- According to a tenth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a hybrid IC sets the CPU clock frequency to a high frequency (e.g., 33 MHz) if the control signal indicates that the personal digital assistant is in the initial start state or in the memory data initialization state and sets the CPU clock frequency to a half of said high frequency (e.g., 16.5 MHz) if the control signal indicates that the personal digital assistant is using the application software product.
- According to an eleventh aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a gate module outputs a high input voltage as a CPU core voltage (e.g., of 2.7 V) in response to the voltage control signal representing the high voltage.
- According to a twelfth aspect of the present invention, there is provided a CPU core voltage switching circuit, wherein a voltage decreasing module decreases the input voltage in response to the voltage control signal representing a low voltage and outputs low input voltage as the CPU core voltage (e.g. of 2.0 V).
- According to a thirteenth aspect of the present invention, there is provided a personal digital assistant comprising the CPU core voltage switching circuit according to the first aspect.
- According to a fourteenth aspect of the present invention, there is provided a personal digital assistant comprising the CPU core voltage switching circuit according to the fifth aspect, or any of other aspects relating to the voltage switching circuit.
- FIG. 1 is a block diagram of an electric circuit representing an embodiment of the present invention.
- FIG. 2 is an electric circuit diagram showing the
voltage circuit 1 and thealteration switch 3 shown in FIG. 1. - FIG. 3 is an electric circuit diagram showing the internal circuit of the voltage
switching control circuit 2 shown in FIG. 1. - A CPU core voltage switching circuit according to the present invention drives an apparatus or terminal (such as a personal data assistant), in which a circuit according to the present invention is installed, at a first (high) CPU core voltage of 2.7 V when the apparatus or memory data is initialized, and at a second (low) CPU core voltage of 2.0 V when an application software product is used. More specifically, the circuit according to the present invention uses a first (high) frequency of f=33 MHz as a CPU CLK frequency to set the CPU core voltage to 2.7 V when an apparatus containing this circuit is initialized or memory data is initialized, a second (low) of frequency and f/2=16.5 MHz as a CPU CLK frequency to set the CPU core voltage to 2.0 V when an application software product is executed.
- In a voltage
switching control circuit 2, which will be decried later, a voltage switch trigger signal (control signal that will be described later; SUSPEND signal) is control led in advance by a control signal entered from an external switch, not shown in the figure, so that the state of that signal changes during a transitional period from the moment the apparatus is started or memory data is initialized to a moment an application screen is displayed. That is, immediately before start up of the application screen, the screen is once turned off and then turned on (this is equivalent to the mode in which power is turned off and then turned on via key operation), voltage switching is mechanically controlled by the external key described above. - An embodiment of the present invention will be described in more detail with reference to the attached drawings.
- FIG. 1 is a block diagram showing the embodiment of the present invention. The embodiment comprises a voltage circuit1 a voltage
switching control circuit 2, and a change over switch 3 (Field Effect Transistor (FET) in this embodiment). - As shown in FIGS. 1 and 2, the
voltage circuit 1 comprises a DC/DC converter 1-1 and a regulator 1-2. As shown in FIG. 3, the voltageswitching control circuit 2 comprises a hybrid IC 2-1 composed of a CPU 2-101 and a system controller 2-102, an RS flip-flop 2-2, and an OR circuit 2-3. - The operation of the
voltage circuit 1 and the change overswitch 3 will be described by referring to FIGS. 2 and 3. When the input voltage (voltage of a battery 4) is applied to the (Step down) DC/DC converter 1-1 at the initial start of the apparatus (CPU CLK at f=33 MHz), an output signal 107 (2.7 V) is output. At this time, the regulator 1-2 is in the output stop (off) state and the change overswitch 3 is on. Therefore, theoutput signal 107 is output directly as aCPU core voltage 108. - Next, when the apparatus proceeds from the initial start state to the application screen display state, the state of a
SUSPEND signal 102 changes in response to a control signal from an external switch not shown in the figure. With the SUSPEND signal as a trigger, the states of aSELECT1 signal 104 and anoutput signal 100, which are output from the RS flip-flop 22 (FIG. 3) of the voltageswitching control circuit 2, change. At this time, because the change overswitch 3 is off and the regulator 1-2 is in the output state (ON), the output voltage of the regulator 1-2 is output directly as theCPU core voltage 108. - The operation of the voltage
switching control circuit 2 will be described by referring to FIG. 3. The voltageswitching control circuit 2 comprises a hybrid IC (MCM: Phoenix-HB) 2-1 composed of the CPU 2-101 and the system controller 2-102 and the RS flip-flop (HC74) 2-2. The RS flip-flop 2-2 receives aVP3S signal 101, theSUSPEND signal 102 that is output from the hybrid IC 2-1, and a PHNXPWRGD1 signal (reset signal) 103. - The RS flip-flop2-2 generates its output signals,
SELECT1 signal 104 andSELECT2 signal 105, on a rising edge of theSUSPEND signal 102. - The CPU core voltage switching signal in this embodiment, with the configuration described above, may reduce power consumption.
- The present invention is not limited to the embodiment described above but may be applied to any preferable applications.
- The number, positions, and shapes of components are not limited to those of the embodiment described above but may be changed according to an application to which the present invention is applied.
- In the drawings, the same reference numerals denote the same structural elements.
- The meritorious effects of the present invention are summarized as follows.
- The present invention provides a low power-consumption CPU core voltage switching circuit configured as described above.
- It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing the gist and scope of the present invention as disclosed herein and claimed as appended herewith.
- Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items may fall under the modifications aforementioned.
Claims (17)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP35526499A JP2001175368A (en) | 1999-12-15 | 1999-12-15 | Cpu core voltage switching circuit |
JP11-355264 | 1999-12-15 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20010004207A1 true US20010004207A1 (en) | 2001-06-21 |
US6388432B2 US6388432B2 (en) | 2002-05-14 |
Family
ID=18442929
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/736,563 Expired - Lifetime US6388432B2 (en) | 1999-12-15 | 2000-12-13 | CPU core voltage switching circuit |
Country Status (2)
Country | Link |
---|---|
US (1) | US6388432B2 (en) |
JP (1) | JP2001175368A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070061601A1 (en) * | 2005-09-14 | 2007-03-15 | Samsung Electronics Co., Ltd. | Computer and control method thereof |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7100061B2 (en) | 2000-01-18 | 2006-08-29 | Transmeta Corporation | Adaptive power control |
US6968469B1 (en) | 2000-06-16 | 2005-11-22 | Transmeta Corporation | System and method for preserving internal processor context when the processor is powered down and restoring the internal processor context when processor is restored |
US7260731B1 (en) * | 2000-10-23 | 2007-08-21 | Transmeta Corporation | Saving power when in or transitioning to a static mode of a processor |
JP3817446B2 (en) * | 2001-02-15 | 2006-09-06 | 株式会社リコー | Power supply circuit and output voltage control method for DC-DC converter |
KR100776002B1 (en) * | 2001-07-18 | 2007-11-19 | 삼성전자주식회사 | Computer system and method of controlling the same |
JP2003284322A (en) * | 2002-03-20 | 2003-10-03 | Fujitsu Ltd | Semiconductor device having voltage monitoring circuit |
US7180322B1 (en) | 2002-04-16 | 2007-02-20 | Transmeta Corporation | Closed loop feedback control of integrated circuits |
US7336090B1 (en) | 2002-04-16 | 2008-02-26 | Transmeta Corporation | Frequency specific closed loop feedback control of integrated circuits |
US7941675B2 (en) * | 2002-12-31 | 2011-05-10 | Burr James B | Adaptive power control |
US7949864B1 (en) | 2002-12-31 | 2011-05-24 | Vjekoslav Svilan | Balanced adaptive body bias control |
US7642835B1 (en) | 2003-11-12 | 2010-01-05 | Robert Fu | System for substrate potential regulation during power-up in integrated circuits |
US7228242B2 (en) * | 2002-12-31 | 2007-06-05 | Transmeta Corporation | Adaptive power control based on pre package characterization of integrated circuits |
US7205758B1 (en) * | 2004-02-02 | 2007-04-17 | Transmeta Corporation | Systems and methods for adjusting threshold voltage |
US7786756B1 (en) | 2002-12-31 | 2010-08-31 | Vjekoslav Svilan | Method and system for latchup suppression |
US7953990B2 (en) * | 2002-12-31 | 2011-05-31 | Stewart Thomas E | Adaptive power control based on post package characterization of integrated circuits |
US6900621B1 (en) * | 2003-07-03 | 2005-05-31 | Inovys | Digitally controlled modular power supply for automated test equipment |
US7649402B1 (en) | 2003-12-23 | 2010-01-19 | Tien-Min Chen | Feedback-controlled body-bias voltage source |
US7129771B1 (en) | 2003-12-23 | 2006-10-31 | Transmeta Corporation | Servo loop for well bias voltage source |
US7692477B1 (en) | 2003-12-23 | 2010-04-06 | Tien-Min Chen | Precise control component for a substrate potential regulation circuit |
US7012461B1 (en) | 2003-12-23 | 2006-03-14 | Transmeta Corporation | Stabilization component for a substrate potential regulation circuit |
US7816742B1 (en) | 2004-09-30 | 2010-10-19 | Koniaris Kleanthes G | Systems and methods for integrated circuits comprising multiple body biasing domains |
US7859062B1 (en) | 2004-02-02 | 2010-12-28 | Koniaris Kleanthes G | Systems and methods for integrated circuits comprising multiple body biasing domains |
US7562233B1 (en) * | 2004-06-22 | 2009-07-14 | Transmeta Corporation | Adaptive control of operating and body bias voltages |
US7774625B1 (en) | 2004-06-22 | 2010-08-10 | Eric Chien-Li Sheng | Adaptive voltage control by accessing information stored within and specific to a microprocessor |
US8099619B2 (en) * | 2006-09-28 | 2012-01-17 | Intel Corporation | Voltage regulator with drive override |
TWM313812U (en) * | 2006-11-27 | 2007-06-11 | Micro Star Int Co Ltd | Computer device with over voltage protection |
US9698672B2 (en) * | 2014-06-16 | 2017-07-04 | City University Of Hong Kong | Input filter for a power electronic system |
US9893628B2 (en) * | 2015-10-30 | 2018-02-13 | Apple Inc. | AC-DC power converters with improved voltage output level transitions |
CN106020893B (en) * | 2016-05-26 | 2019-03-15 | 北京小米移动软件有限公司 | Using the method and device of installation |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5166466A (en) * | 1974-12-05 | 1976-06-09 | Nippon Electronics Memory Ind | |
JPS54148430A (en) | 1978-05-15 | 1979-11-20 | Nec Corp | Digital device |
US4686616A (en) * | 1986-10-03 | 1987-08-11 | Intecolor Corporation | Power supply operable on varying inputs |
JPH05108193A (en) | 1991-10-15 | 1993-04-30 | Nec Corp | Microcomputer |
JPH0781186A (en) | 1993-06-30 | 1995-03-28 | Canon Inc | Power-saving device for information-processing system |
JP3385811B2 (en) | 1994-07-20 | 2003-03-10 | セイコーエプソン株式会社 | Semiconductor device, microcomputer and electronic equipment |
JPH11107846A (en) * | 1997-10-07 | 1999-04-20 | Jatco Corp | Vehicular controller |
US6085277A (en) * | 1997-10-15 | 2000-07-04 | International Business Machines Corporation | Interrupt and message batching apparatus and method |
-
1999
- 1999-12-15 JP JP35526499A patent/JP2001175368A/en active Pending
-
2000
- 2000-12-13 US US09/736,563 patent/US6388432B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070061601A1 (en) * | 2005-09-14 | 2007-03-15 | Samsung Electronics Co., Ltd. | Computer and control method thereof |
US7802122B2 (en) * | 2005-09-14 | 2010-09-21 | Samsung Electronics Co., Ltd. | Computer and control method thereof |
US8635485B2 (en) | 2005-09-14 | 2014-01-21 | Samsung Electronics Co., Ltd. | Computer and control method thereof |
Also Published As
Publication number | Publication date |
---|---|
JP2001175368A (en) | 2001-06-29 |
US6388432B2 (en) | 2002-05-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6388432B2 (en) | CPU core voltage switching circuit | |
US7170498B2 (en) | Computer system provided with hotkeys | |
CN103474018B (en) | Power supply circuit of display device | |
US6891427B2 (en) | Charge pump type power supply circuit and driving circuit for display device and display device using such power supply circuit | |
JP2001282164A (en) | Driving device for display device | |
US9030125B2 (en) | Power circuit having multiple stages of charge pumps | |
US8860700B2 (en) | Driving circuit of a liquid crystal device and related driving method | |
CN110136628B (en) | Anti-black screen circuit and method, driving circuit and display device | |
US20070159439A1 (en) | Liquid crystal display | |
CN113570998B (en) | Control circuit of display panel and display device | |
KR20100054669A (en) | Mobile terminal and thermal management method for cpu thereof | |
US6292182B1 (en) | Liquid crystal display module driving circuit | |
TWI299148B (en) | Liquid crystal display and integrated driver circuit thereof | |
US8006109B2 (en) | Information processing apparatus and power supply control method | |
US20090109203A1 (en) | Liquid Crystal Display Device and Method for Driving the Same | |
US11749174B2 (en) | Gate-on voltage generation circuit, display panel driving device and display device | |
US5847702A (en) | Liquid crystal display device having a power saving function | |
US20100053060A1 (en) | Control Signal Generation Method of Integrated Gate Driver Circuit Integrated Gate Driver Circuit and Liquid Crystal Display Device | |
US20070236434A1 (en) | Display drive device and liquid crystal display device | |
US6718478B2 (en) | Circuit for generating a start pulse signal for a source driver IC in TFT-LCD on detecting a leading edge of a data enable | |
JPH10208485A (en) | Internal clock generating circuit of synchronous semiconductor device | |
WO2021063141A1 (en) | Display device and power supply method therefor | |
JP2001196918A (en) | Semiconductor device and liquid crystal display device using the same | |
CN109064957B (en) | Lighting test module | |
CN101339745A (en) | Level shifter, interface driving circuit and image displaying system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NEC CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:UCHIDA, MASANOBU;REEL/FRAME:011384/0215 Effective date: 20001204 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FPAY | Fee payment |
Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: CRESCENT MOON, LLC, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NEC CORPORATION;REEL/FRAME:023129/0374 Effective date: 20090616 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: RPX CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:OAR ISLAND LLC;REEL/FRAME:028146/0023 Effective date: 20120420 |
|
FPAY | Fee payment |
Year of fee payment: 12 |
|
AS | Assignment |
Owner name: JEFFERIES FINANCE LLC, NEW YORK Free format text: SECURITY INTEREST;ASSIGNOR:RPX CORPORATION;REEL/FRAME:046486/0433 Effective date: 20180619 |
|
AS | Assignment |
Owner name: BARINGS FINANCE LLC, AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:RPX CLEARINGHOUSE LLC;RPX CORPORATION;REEL/FRAME:054198/0029 Effective date: 20201023 Owner name: BARINGS FINANCE LLC, AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNORS:RPX CLEARINGHOUSE LLC;RPX CORPORATION;REEL/FRAME:054244/0566 Effective date: 20200823 |
|
AS | Assignment |
Owner name: RPX CORPORATION, CALIFORNIA Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:054486/0422 Effective date: 20201023 |