US11152491B2 - Method for forming semiconductor device structure with inner spacer layer - Google Patents

Method for forming semiconductor device structure with inner spacer layer Download PDF

Info

Publication number
US11152491B2
US11152491B2 US16/299,531 US201916299531A US11152491B2 US 11152491 B2 US11152491 B2 US 11152491B2 US 201916299531 A US201916299531 A US 201916299531A US 11152491 B2 US11152491 B2 US 11152491B2
Authority
US
United States
Prior art keywords
dielectric material
forming
semiconductor device
accordance
semiconductor layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US16/299,531
Other versions
US20200066872A1 (en
Inventor
Han-Yu Lin
Chansyun David Yang
Fang-Wei Lee
Tze-Chung Lin
Li-Te Lin
Pinyen Lin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority to US16/299,531 priority Critical patent/US11152491B2/en
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. reassignment TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: LEE, FANG-WEI, LIN, Han-yu, LIN, LI-TE, LIN, PINYEN, LIN, TZE-CHUNG, YANG, CHANSYUN DAVID
Publication of US20200066872A1 publication Critical patent/US20200066872A1/en
Priority to US17/504,104 priority patent/US11605728B2/en
Application granted granted Critical
Publication of US11152491B2 publication Critical patent/US11152491B2/en
Priority to US18/182,774 priority patent/US11973129B2/en
Priority to US18/616,449 priority patent/US12389619B2/en
Priority to US19/251,086 priority patent/US20250331214A1/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H01L29/6681—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/024—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET]
    • H10D30/0243—Manufacture or treatment of FETs having insulated gates [IGFET] of fin field-effect transistors [FinFET] using dummy structures having essentially the same shapes as the semiconductor bodies, e.g. to provide stability
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
    • H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02167—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon carbide not containing oxygen, e.g. SiC, SiC:H or silicon carbonitrides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02587—Structure
    • H01L21/0259—Microstructure
    • H01L21/02603—Nanowires
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/32105—Oxidation of silicon-containing layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3211—Nitridation of silicon-containing layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76837—Filling up the space between adjacent conductive structures; Gap-filling properties of dielectrics
    • H01L29/0673—
    • H01L29/165—
    • H01L29/66545—
    • H01L29/66553—
    • H01L29/785—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/014—Manufacture or treatment of FETs having zero-dimensional [0D] or one-dimensional [1D] channels, e.g. quantum wire FETs, single-electron transistors [SET] or Coulomb blockade transistors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/031—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT]
    • H10D30/0321—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon
    • H10D30/0323—Manufacture or treatment of FETs having insulated gates [IGFET] of thin-film transistors [TFT] comprising silicon, e.g. amorphous silicon or polysilicon comprising monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/43—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 1D charge carrier gas channels, e.g. quantum wire FETs or transistors having 1D quantum-confined channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/62—Fin field-effect transistors [FinFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6729—Thin-film transistors [TFT] characterised by the electrodes
    • H10D30/673—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes
    • H10D30/6735—Thin-film transistors [TFT] characterised by the electrodes characterised by the shapes, relative sizes or dispositions of the gate electrodes having gates fully surrounding the channels, e.g. gate-all-around
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/674—Thin-film transistors [TFT] characterised by the active materials
    • H10D30/6741—Group IV materials, e.g. germanium or silicon carbide
    • H10D30/6743—Silicon
    • H10D30/6744—Monocrystalline silicon
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6757—Thin-film transistors [TFT] characterised by the structure of the channel, e.g. transverse or longitudinal shape or doping profile
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/117—Shapes of semiconductor bodies
    • H10D62/118—Nanostructure semiconductor bodies
    • H10D62/119—Nanowire, nanosheet or nanotube semiconductor bodies
    • H10D62/121—Nanowire, nanosheet or nanotube semiconductor bodies oriented parallel to substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/351—Substrate regions of field-effect devices
    • H10D62/357—Substrate regions of field-effect devices of FETs
    • H10D62/364—Substrate regions of field-effect devices of FETs of IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82—Heterojunctions
    • H10D62/822—Heterojunctions comprising only Group IV materials heterojunctions, e.g. Si/Ge heterojunctions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/017—Manufacture or treatment using dummy gates in processes wherein at least parts of the final gates are self-aligned to the dummy gates, i.e. replacement gate processes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/018—Spacers formed inside holes at the prospective gate locations, e.g. holes left by removing dummy gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0128—Manufacturing their channels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/013—Manufacturing their source or drain regions, e.g. silicided source or drain regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0147—Manufacturing their gate sidewall spacers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H10P14/3411—
    • H10P14/3462—
    • H10P14/6308—
    • H10P14/6316—
    • H10P14/6522—
    • H10P14/6524—
    • H10P14/6526—
    • H10P14/6532—
    • H10P14/6905—
    • H10P14/6922—
    • H10P14/6927—
    • H10P32/20—
    • H10P50/283—
    • H10W20/072—
    • H10W20/098—
    • H10W20/46—
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B82—NANOTECHNOLOGY
    • B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs

Definitions

  • GAA gate-all around transistor
  • CMOS complementary metal-oxide-semiconductor
  • GAA devices provide a channel in a silicon nanowire.
  • integration of fabrication of the GAA features around the nanowire can be challenging. For example, while the current methods have been satisfactory in many respects, continued improvements are still needed.
  • FIG. 1 is a perspective view of a semiconductor device structure, in accordance with some embodiments of the disclosure.
  • FIGS. 2A-1 through 2P-1 are cross-sectional views illustrating the formation of a semiconductor device along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • FIGS. 2A-2 through 2P-2 are cross-sectional views illustrating the formation of a semiconductor device along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • FIGS. 3A-1 through 3D-1 are cross-sectional views illustrating the formation of an inner spacer layer along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • FIGS. 3A-2 through 3D-2 are cross-sectional views illustrating the formation of an inner spacer layer along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • first and second features are formed in direct contact
  • additional features may be formed between the first and second features, such that the first and second features may not be in direct contact
  • present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
  • the gate all around (GAA) transistor structures described below may be patterned by any suitable method.
  • the structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes.
  • double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process.
  • a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the GAA structure.
  • Embodiments for forming a semiconductor device are provided.
  • the method for forming the semiconductor device may include forming an inner spacer layer between a gate stack and a source/drain feature to reduce the parasitic capacitance between the gate stack and the source/drain feature (i.e. Cgs and Cgd).
  • the formation of the inner spacer layer may include forming a dielectric material followed by locally treating the dielectric material. Because an etching selectivity exists between the treated portion and the untreated portion of the dielectric material, a subsequent etching process can be well controlled to remove the treated portion thereby leaving the untreated portion to serve as an inner spacer layer.
  • FIG. 1 is a perspective view of a semiconductor device structure 50 , in accordance with some embodiments of the disclosure.
  • FIGS. 2A-1 through 2P-1 are cross-sectional views illustrating the formation of a semiconductor device 100 along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • FIGS. 2A-2 through 2P-2 are cross-sectional views illustrating the formation of the semiconductor device 100 along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • the substrate 102 is a semiconductor substrate such as a silicon substrate.
  • the substrate 102 includes an elementary semiconductor such as germanium; a compound semiconductor such as gallium nitride (GaN), silicon carbide (SiC), gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), indium arsenide (InAs), and/or indium antimonide (InSb); an alloy semiconductor such as SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; or a combination thereof.
  • a compound semiconductor such as gallium nitride (GaN), silicon carbide (SiC), gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), indium arsenide (InAs), and/or indium antimonide (InSb)
  • the substrate 102 includes an epitaxial layer (epi-layer) overlying a bulk semiconductor substrate.
  • the substrate 102 is a semiconductor-on-insulator (SOI) substrate which may include a semiconductor substrate, a buried oxide layer over the substrate, and a semiconductor layer over the buried oxide layer.
  • SOI semiconductor-on-insulator
  • the fin structures 104 are arranged in the X direction, as shown in FIG. 1 , in accordance with some embodiments.
  • the fin structures 104 extend in the Y direction, in accordance with some embodiments.
  • the fin structures 104 each include a lower portion 104 L and an upper portion 104 U, in accordance with some embodiments.
  • the lower portion 104 L of the fin structure 104 is formed by a portion of the substrate 102 , in accordance with some embodiments.
  • the upper portion 104 U of the fin structure 104 is formed by a stacked semiconductor structure, which includes first semiconductor layers 106 and second semiconductor layers 108 alternately stacked over the lower portion 104 L, in accordance with some embodiments. In some embodiments, there are between 2 and 10 first semiconductor layers 106 and there are between 2 and 10 second semiconductor layers 108 .
  • the first semiconductor layers 106 of the fin structures 104 will be removed so that the second semiconductor layers 108 of the fin structures 104 form a nanowire structure extending between source/drain features, in accordance with some embodiments.
  • the nanowire structure of the second semiconductor layers 108 will be surrounded by a gate stack to serve as a channel region of the semiconductor device 100 , in accordance with some embodiments.
  • the embodiments described herein illustrate processes and materials that may be used to form nanowire structures with a GAA design for n-type FinFETs or p-type FinFETs.
  • the first semiconductor layers 106 and the second semiconductor layers 108 are made of materials having different lattice constants, in accordance with some embodiments.
  • the first semiconductor layers 106 and the second semiconductor layers 108 include Si, Ge, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb, or InP.
  • the first semiconductor layers 106 are made of SiGe, where the percentage of germanium (Ge) in the SiGe is in the range from about 20 atomic % to about 50 atomic %, and the second semiconductor layers 108 are made of silicon.
  • the patterning process includes forming a hard mask layer over the stacked semiconductor structure, and etching the semiconductor structure and the underlying substrate 102 through the hard mask layer.
  • the hard mask layer includes one or more dielectric material, such as silicon oxide, silicon nitride, silicon oxynitride, other suitable dielectric materials, and/or a combination thereof.
  • the etching process of the patterning process removes the stacked semiconductor structure which is uncovered by the hard mask layer and further recesses the substrate 102 to form trenches.
  • the substrate 102 has portions which protrudes from between the trenches to form the lower portions 104 L of the fin structure 104 .
  • a remaining stacked semiconductor structure forms the upper portion 104 U of the fin structure 104 .
  • the etching process includes a dry etching process, such as reactive ion etch (RIE) or neutral beam etch (NBE), a wet etching process, and/or a combination thereof.
  • a lining layer 112 is conformally formed along the substrate 102 , the fin structures 104 , and the hard mask layer, in accordance with some embodiments.
  • the lining layer 112 includes a bilayer structure, such as a silicon oxide layer and a silicon nitride layer formed on the silicon oxide layer.
  • the lining layer 112 is formed using a thermal oxidation, CVD, atomic layer deposition (ALD), another suitable method, and/or a combination thereof.
  • an insulating material for the isolation structures 110 is formed over the lining layer 112 , in accordance with some embodiments.
  • the insulating material fills the trenches and covers the upper surface of the hard mask layer, in accordance with some embodiments.
  • the high-K dielectric material includes HfO 2 , HfZrO, HfSiO, HfTiO, HfAlO, another suitable high-K dielectric material, and/or a combination thereof.
  • the dielectric material is formed using a thermal oxidation, CVD, ALD, physical vapor deposition (PVD), another suitable method, and/or a combination thereof.
  • the dummy gate electrode layer 122 is made of a conductive material.
  • the conductive material includes polycrystalline-silicon (poly-Si), poly-crystalline silicon-germanium (poly-SiGe), metallic nitrides, metallic silicides, metals, and/or a combination thereof.
  • the conductive material is formed using CVD, PVD, and/or a combination thereof.
  • the formation of the dummy gate structure 118 includes conformally forming the dielectric material for the dummy gate dielectric layer 120 along the upper surface of the substrate 102 and the sidewalls and the upper surfaces of the upper portions 104 U of the fin structures 104 , and forming the conductive material for dummy gate electrode layer 122 over the dielectric material for the dummy gate dielectric layer 120 .
  • the dielectric material for the dummy gate dielectric layer 120 and the conductive material for dummy gate electrode layer 122 , uncovered by hard mask layer 124 are removed using one or more etching processes, thereby exposing the fin structures 104 in the source/drain regions 114 .
  • the one or more etching processes are dry etching processes, wet etching processes, or a combination thereof.
  • the source/drain features 134 are made of Ge, Si, GaAs, AlGaAs, SiGe, GaAsP, SiP, SiC, SiCP, another suitable material, and/or a combination thereof. In some embodiments, the source/drain features 134 are formed using epitaxial growth process, such as MBE, MOCVD, VPE, another suitable epitaxial growth process, and/or a combination thereof.
  • the source/drain features 134 are activated by an annealing process.
  • the annealing processes include a rapid thermal annealing (RTA), a laser annealing process, other suitable annealing processed, and/or a combination thereof.
  • a contact etching stop layer (CESL) 136 is formed over the substrate 102 , as shown in FIGS. 2G-1 and 2G-2 , in accordance with some embodiments.
  • the CESL 136 is conformally formed along the upper surface of the source/drain features 134 , the sidewalls and the upper surfaces of the gate spacer layers 130 , and the upper surface of the hard mask layer 124 , in accordance with some embodiments.
  • an interlayer dielectric (ILD) layer 138 is formed over the CESL 136 , as shown in FIGS. 2H-1 and 2H-2 , in accordance with some embodiments.
  • the ILD layer 138 is made of a dielectric material, such as tetraethylorthosilicate (TEOS) oxide, un-doped silicate glass (USG), or doped silicon oxide such as borophosphosilicate glass (BPSG), fluoride-doped silicate glass (FSG), phosphosilicate glass (PSG), borosilicate glass (BSG), and/or another suitable dielectric material.
  • TEOS tetraethylorthosilicate
  • USG un-doped silicate glass
  • BPSG borophosphosilicate glass
  • FSG fluoride-doped silicate glass
  • PSG phosphosilicate glass
  • BSG borosilicate glass
  • the dielectric material for the ILD layer 138 is formed over the CESL 136 using CVD
  • the dielectric material for the ILD layer 138 , the CESL 136 and the hard mask layer 124 above the dummy gate structure 118 are planarized using such as CMP process or an etch-back process, in accordance with some embodiments.
  • the upper surface of the dummy gate electrode layer 122 is exposed, in accordance with some embodiments.
  • the first semiconductor layers 106 of the fin structures 104 are removed to form gaps 140 , as shown in FIGS. 2J-1 and 2J-2 , in accordance with some embodiments.
  • the gaps 140 are formed in the channel region 116 and extend between the neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104 L of the fin structure 104 , in accordance with some embodiments.
  • the gaps 140 laterally extend directly below the gate spacer layers 130 , in accordance with some embodiments.
  • each of the second semiconductor layers 108 After the removal process, four main surfaces (an upper surface, two side surfaces, and a bottom surface) of each of the second semiconductor layers 108 are exposed, in accordance with some embodiments.
  • the exposed second semiconductor layers 108 form a nanowire structure which will be surrounded by a gate stack, in accordance with some embodiments.
  • the removal process includes a selective wet etching process, such as APM (e.g., ammonia hydroxide-hydrogen peroxide-water mixture) etching process.
  • APM e.g., ammonia hydroxide-hydrogen peroxide-water mixture
  • the wet etching process uses etchants such as ammonium hydroxide (NH 4 OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), and/or potassium hydroxide (KOH) solutions.
  • a dielectric material 142 is formed over the substrate 102 , as shown in FIGS. 2K-1 and 2K-2 , in accordance with some embodiments.
  • the dielectric material 142 is conformally formed along the upper surface of the ILD layer 138 , the upper surface of the CESL 136 , the upper surfaces and the sidewalls of the gate spacer layers 130 , and the upper surface of the isolation structures 110 , in accordance with some embodiments.
  • the dielectric material 142 is also formed over the native oxide layers 108 N and surrounds the four main surfaces of each of the second semiconductor layers 108 , in accordance with some embodiments.
  • the gaps 140 (shown in FIGS. 2J-1 and 2J-2 ) are entirely filled by the dielectric material 142 , in accordance with some embodiments.
  • the dielectric material 142 is made of a dielectric material with k-value lower than 6, such as in a range from about 2.0 to about 6.0, in accordance with some embodiments.
  • the dielectric material 142 is used to form inner spacer layers to reduce the parasitic capacitance between the gate stack and the source/drain feature, in accordance with some embodiments. If the k-value of the dielectric material 142 is too high, the dielectric material may not help reduce the parasitic capacitance.
  • the dielectric material 142 is silicon oxycarbide (SiOC), silicon oxide carbonitride (SiOCN), silicon carbon nitride (SiCN), and/or a combination thereof, in accordance with some embodiments.
  • the dielectric material 142 may be represented as Si w O x C y N z , where w, x, y and z ⁇ 1 and are the atomic percentages of Si, O, C and N, respectively.
  • the dielectric material 142 is formed using CVD (such as LPCVD, PECVD, SACVD, HARP, and/or FCVD), ALD, another suitable method, and/or a combination thereof.
  • the dielectric material 142 has a lower carbon concentration than the gate spacer layer 130 , in accordance with some embodiments.
  • the carbon concentration the dielectric material 142 is at least about 2% lower than the carbon concentration of the gate spacer layer 130 , for example, about 3%, or about 5% less. Due to the differentiated carbon concentration, the gate spacer layers 130 have little loss in a subsequent etching process for forming an inner spacer, in accordance with some embodiments.
  • the gate spacer layer 130 may be silicon oxide carbonitride (SiOCN) and represented as the first material of Si w O x C y N z , where w is in a range from about 22.9 atomic % to about 32.9 atomic %; x is in a range from about 43.4 atomic % to about 53.4 atomic %; y is in a range from about 11.6 atomic % to about 21.6 atomic %; and z is in a range from about 3.1 atomic % to about 13.1 atomic %.
  • SiOCN silicon oxide carbonitride
  • the gate spacer layer 130 may be silicon oxide carbonitride (SiOCN) and represented as the second material of Si w O x C y N z , where w is in a range from about 27.3 atomic % to about 37.3 atomic %; x is in a range from about 26.7 atomic % to about 36.7 atomic %; y is in a range from about 5.0 atomic % to about 17.0 atomic %; and z is in a range from about 19.0 atomic % to about 29.0%.
  • SiOCN silicon oxide carbonitride
  • the dielectric material 142 may be silicon oxide carbonitride (SiOCN) and represented as the third material of Si w O x C y N z , where w is in a range from about 45.9 atomic % to about 55.9 atomic %; x is in a range from about 22.5 atomic % to about 32.5 atomic %; y is in a range from about 0.1 atomic % to about 10.1 atomic %; and z is in a range from about 12.3 atomic % to about 22.3 atomic %.
  • SiOCN silicon oxide carbonitride
  • the dielectric material 142 may be silicon oxide carbonitride (SiOCN) and represented as the fourth material of Si w O x C y N z , where w is in a range from about 24.0 atomic % to about 34.0 atomic %; x is in a range from about 40.9 atomic % to about 50.9 atomic %; y is in a range from about 8.3 atomic % to about 18.3 atomic %; and z is in a range from about 6.8 atomic % to about 16.8 atomic %.
  • SiOCN silicon oxide carbonitride
  • the dielectric material 142 may be silicon oxycarbide (SiOC) and represented as the fifth material of Si w O x C y N z , where w is in a range from 24.0 atomic % to about 34.0 atomic %; x is in a range from about 55.2 atomic % to about 65.2 atomic %; y is in a range from about 5.1 atomic % to about 15.1 atomic %; and z is in a range from about 0.1 atomic % to about 5.0 atomic %.
  • SiOC silicon oxycarbide
  • the dielectric material 142 when the gate spacer layer 130 is the first material of SiOCN, the dielectric material 142 may be the third material, the fourth material, or the fifth material of SiOCN.
  • the dielectric material 142 when the gate spacer layer 130 is the second material of SiOCN, the dielectric material 142 may be the third material or the fifth material of SiOCN.
  • the second semiconductor layer 108 has a dimension D 1 in a range from about 5 nm to about 50 nm. In some embodiments, as measured in the Z direction, the second semiconductor layer 108 has a dimension D 2 in a range from about 4 nm to about 10 nm. In some embodiments, as measured in the Z direction, the spacing between neighboring second semiconductor layers 108 is a dimension D 3 in a range from about 1.5 nm to about 10 nm.
  • the dielectric material 142 formed along the side surface of the second semiconductor layer 108 has a maximum thickness D 4 in a range from about 1 nm to about 5 nm. In some embodiments, as measured in the X direction, the dielectric material 142 formed between neighboring second semiconductor layers 108 has a minimum thickness D 5 in a range from about 8 nm to about 16 nm.
  • the dielectric material 142 formed along the sidewall of the gate spacer layer 130 has a thickness D 6 in a range from about 1 nm to about 5 nm. In some embodiments, as measured in the Y direction, the spacing between the dielectric material 142 formed along the respective sidewalls of the opposite gate spacer layers 130 is a dimension D 7 in a range from about 6 nm to about 20 nm.
  • FIGS. 2L-1, 2L-2, 2M-1, 2M-2, 2N-1 and 2N-2 illustrate treatment processes performed on the dielectric material 142 , in accordance with some embodiments.
  • the dielectric material 142 has a treated portion 145 and an untreated portion 145 U, as shown in FIGS. 2N-1 and 2N-2 , in accordance with some embodiments. Because an etching selectivity exists between the treated portion 145 and the untreated portion 145 U, a subsequent etching process selectively removes the treated portion 145 of the dielectric material 142 and remains the untreated portion 143 U as inner spacer layers, in accordance with some embodiments.
  • the treatment processes of the dielectric material 142 are described in detail below.
  • the dielectric material 142 is treated using a first treatment process 191 , as shown in FIGS. 2L-1 and 2L-2 , in accordance with some embodiments. It should be noted that FIG. 2L-1 is taken along line C-C in FIG. 2L-2 .
  • the outer portion of the dielectric material 142 is treated and is referred to as a first treated portion 143 while an inner portion of the dielectric material 142 remains untreated and is referred to as an untreated portion 143 U, in accordance with some embodiments.
  • the first treated portion 143 which is formed in the channel region 116 , is in direct contact with the native oxide layers 108 N, as shown in FIG. 2L-2 , in accordance with some embodiments.
  • the native oxide layer 108 N which is formed on the upper surface and the side surfaces of the uppermost second semiconductor layer 108 , is entirely covered by the first treated portion 143 , in accordance with some embodiments.
  • the native oxide layer 108 N which is formed on the side surfaces of the each of the lower three semiconductor layers 108 , is entirely covered by the first treated portion 143 , in accordance with some embodiments.
  • a peripheral area of the bottom surface of the uppermost second semiconductor layer 108 is covered by the first treated portion 143 while a center area of the bottom surface of the uppermost second semiconductor layer 108 is covered by the untreated portion 143 U, as shown in FIG. 2L-2 , in accordance with some embodiments.
  • Peripheral areas of the upper surface and the bottom surface of each of the lower three semiconductor layers 108 are covered by the first treated portion 143 while center areas of the upper surface and the bottom surface of each of the lower three second semiconductor layers 108 are covered by the untreated portion 143 U, in accordance with some embodiments.
  • the first treated portion 143 which is formed in the channel region 116 , extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104 L, as shown in FIG. 2L-1 , in accordance with some embodiments.
  • the dielectric material 142 which is formed along the upper surfaces of the ILD layer 138 and the CESL 136 , and the upper surfaces and the sidewalls of the gate spacer layers 130 , is also treated and forms the first treated portion 143 , as shown in FIG. 2L-1 , in accordance with some embodiments.
  • the untreated portion 143 U remains in the source/drain regions 114 and is located on the source/drain features 134 , in accordance with some embodiments.
  • the first treatment process 191 oxidizes the dielectric material 142 to consume carbon in the dielectric material 142 and increase oxygen in the dielectric material 142 , in accordance with some embodiments.
  • the first treatment process 191 is a remote plasma process, which is performed in an etching tool equipped with a remote plasma system (RPS), in accordance with some embodiments.
  • RPS remote plasma system
  • the first treatment process 191 uses oxidizing gases including H 2 O and O 2 gases, in accordance with some embodiments.
  • a flow rate of H 2 O is in a range from about 50 sccm to about 3000 sccm
  • a flow rate of O 2 is in a range from about 50 sccm to about 3000 sccm.
  • the oxidizing gases may be formed into radicals.
  • the RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
  • the radicals are introduced into the etching chamber to the substrate 102 so as to oxidize the dielectric material 142 , in accordance with some embodiments.
  • the charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments.
  • the first treatment process 191 treats the dielectric material 142 isotropically, in accordance with some embodiments.
  • the first treatment process 191 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C.
  • the first treatment process 191 is performed for a first time period in a range from about 10 seconds to about 900 seconds.
  • the first treated portion 143 is formed from the outer surface of the dielectric material 142 and grown into the interior of the dielectric material 142 , as shown in FIG. 2L-2 , in accordance with some embodiments.
  • the first treatment process 191 is performed until the first treated portion 143 is grown to contact the native oxide layers 108 N in order to prevent further growth of the native oxide layers 108 N due to the first treatment process 191 , in accordance with some embodiments. Further growth of the native oxide layers 108 N would consume the second semiconductor layers 108 , resulting in shrinkage of the nanowire structure.
  • the first treated portion 143 has a thickness D 8 in a range from about 1 nm to about 5 nm. In some embodiments, thickness D 8 is substantially equal to thickness D 4 .
  • the dielectric material 142 and the native oxide layers 108 N are treated using a second treatment process 192 , as shown in FIGS. 2M-1 and 2M-2 , in accordance with some embodiments.
  • FIG. 2M-1 is taken along line C-C in FIG. 2M-2 .
  • the outer portion of the untreated portion 143 U is treated and forms a second treated portion 144 while the inner portion of the untreated portion 143 U remains untreated and is referred to as the untreated portion 144 U, as shown in FIG. 2M-2 , in accordance with some embodiments.
  • the native oxide layers 108 N treated by the second treatment process 192 are labeled 108 N′.
  • a middle portion of the bottom surface of the uppermost second semiconductor layer 108 is covered by the second treated portion 144 , as shown in FIG. 2L-2 , in accordance with some embodiments.
  • Middle portions the upper surface and the bottom surface of each of the lower three semiconductor layers 108 are covered by the second treated portion 144 , in accordance with some embodiments.
  • the second treated portion 144 which is formed in the channel region 116 , extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104 L, as shown in FIG. 2M-1 , in accordance with some embodiments.
  • the untreated portion 144 U remains in the source/drain regions 114 and is located on the source/drain features 134 , as shown FIG. 2M-1 , in accordance with some embodiments.
  • the second treatment process 192 nitridizes the dielectric material 142 and the native oxide layers 108 N, in accordance with some embodiments.
  • the nitrided native oxide layers 108 N′ will not be further grown in a following oxidation treatment process and serve as a passivation layer to prevent the second semiconductor layers 108 from being consumed in the following oxidation treatment process, in accordance with some embodiments.
  • the second treatment process 192 is a remote plasma process, in accordance with some embodiments.
  • the second treatment process 192 may be performed in the same etching tool as the first treatment process 191 .
  • the second treatment process 192 uses nitriding gas including NH 3 gas, in accordance with some embodiments.
  • a flow rate of NH 3 is in a range from about 50 sccm to about 3000 sccm.
  • the nitriding gas may be formed into radicals.
  • the RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
  • the radicals are introduced into the etching chamber to the substrate 102 so as to nitridize the dielectric material 142 and the native oxide layers 108 N, in accordance with some embodiments.
  • the charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments.
  • the second treatment process 192 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C. In some embodiments, the second treatment process 192 is performed for a second time period in a range from about 10 seconds to about 900 seconds.
  • the first treated portion 143 together with the second treated portion 144 has a thickness D 9 in a range from about 2 nm to about 7 nm.
  • the dielectric material 142 is treated using a third treatment process 193 , as shown in FIGS. 2N-1 and 2N-2 , in accordance with some embodiments.
  • the inner portion (including the second treated portion 144 and the untreated portion 144 U (shown in FIG. 2M-2 )) of the dielectric material 142 in the channel region 116 is entirely treated and the inner portion together with the first treated portion 143 are referred to as a treated portion 145 , in accordance with some embodiments.
  • the first treated portion 143 formed along the upper surfaces of the ILD layer 138 and the CESL 136 , and the upper surfaces and the sidewalls of the gate spacer layers 130 , is also referred to as the treated portion 145 .
  • the treated portion 145 which is formed in the channel region 116 , extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104 L, as shown FIG. 2N-1 , in accordance with some embodiments. In some embodiments, the treated portion 145 extends further into the source/drain regions 114 and directly below the gate spacer layer 130 .
  • the dielectric material 142 which is formed in the source/drain regions 114 , remains untreated and is referred to as the untreated portion 145 U, as shown FIG. 2N-1 , in accordance with some embodiments.
  • the untreated portion 145 U is located on the source/drain feature 134 , in accordance with some embodiments.
  • the third treatment process 193 oxidizes the dielectric material 142 to consume the carbon in the dielectric material 142 and increase oxygen in the dielectric material 142 , in accordance with some embodiments.
  • the third treatment process 193 is a remote plasma process, in accordance with some embodiments.
  • the third treatment process 193 may be performed in the same etching tool as the first treatment process 191 .
  • the third treatment process 193 uses oxidizing gases including H 2 O and O 2 gases, in accordance with some embodiments.
  • the nitrided native oxide layers 108 N′ is not further grown in the third treatment process 193 .
  • a flow rate of H 2 O is in a range from about 50 sccm to about 3000 sccm
  • a flow rate of O 2 is in a range from about 50 sccm to about 3000 sccm.
  • the oxidizing gases may be formed into radicals.
  • the RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
  • the third treatment process 193 is performed for a third time period in a range from about 10 seconds to about 900 seconds.
  • the RF power, temperature, pressure, and/or time period of the third treatment process 193 is greater than that of the first treatment process 191 , in accordance with some embodiments.
  • the carbon in the dielectric material 142 is consumed by the oxidizing gases during the first treatment process 191 and third treatment process 193 , thus the carbon concentration of the treated portion 145 is lower than that of the untreated portion 145 U, in accordance with some embodiments.
  • the oxygen concentration of the treated portion 145 is greater than that of the untreated portion 145 U, in accordance with some embodiments.
  • the treated portion 145 is a more oxide-like dielectric material compared to the untreated portion 145 U, in accordance with some embodiments.
  • the carbon concentration of the treated portion 145 is at least about 3.0 atomic % lower than that of the untreated portion 145 U, for example, about 5.0 atomic %, or about 10.0 atomic % less.
  • the treated portion 145 is removed to form gaps 146 , as shown in FIGS. 2O-1 and 2O-2 , in accordance with some embodiments.
  • the removal process includes a selective etching process, in accordance with some embodiments.
  • the selective etching process removes the treated portion 145 of the dielectric material 142 and remains the untreated portion 145 U of the dielectric material 142 as inner spacer layers 148 , in accordance with some embodiments.
  • the inner spacer layers 148 are formed in the source/drain regions 114 and on the source/drain features 134 , in accordance with some embodiments.
  • the inner spacer layers 148 are formed between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104 L, in accordance with some embodiments.
  • the inner spacer layer 148 has a dimension D 10 in a range from about 2.0 nm to about 9.0 nm.
  • the gate spacer layer 130 has a dimension D 11 in a range from about 3.0 nm to about 16.0 nm.
  • the gate spacer layer 130 laterally extends beyond an edge of the inner spacer layer 148 in the Y direction by a distance D 12 , in accordance with some embodiments.
  • the distance D 12 is in a range from about 1.0 nm to about 7.0 nm.
  • the selective etching process of removing the treated portion 145 includes a wet etch process, a dry etch process, or a combination thereof.
  • the selective etching process is a plasma-free dry chemical etching process and isotropically etches the dielectric material 142 , in accordance with some embodiments.
  • the etchant of the dry chemical etching process includes radicals, such as HF, NF 3 , NH 3 , H 2 , and/or a combination thereof.
  • an etching selectivity exists between the treated portion 145 and the untreated portion 145 U in the etching process, in accordance with some embodiments.
  • the ratio of the etching rate of the treated portion 145 to the etching rate of the untreated portion 145 U is in a range from about 5 to about 100.
  • the etching process can be well controlled to remove the treated portion 145 entirely and remain the untreated portion 145 U as the inner spacer layers 148 , in accordance with some embodiments.
  • the etching process includes an over-etching step, in accordance with some embodiments.
  • the etchants also etch the gate spacer layers 130 , in accordance with some embodiments. Due to the differentiated carbon concentration, an etching selectivity also exists between the treated portion 145 and the gate spacer layers 130 in the etching process, in accordance with some embodiments.
  • the ratio of the etching rate of the treated portion 145 to the etching rate of the gate spacer layer 130 is in a range from 5 to about 100. As a result, loss of the gate spacer layer 130 in the etching process of removing the treated portion 145 can be decreased, thereby maintaining the performance of the semiconductor device 100 , in accordance with some embodiments.
  • the native oxide layers 108 and 108 N′, uncovered by the inner spacer layers 148 , are removed using an etching process, thereby exposing the main surfaces of the second semiconductor layers 108 , in accordance with some embodiments.
  • a gate stack 150 is formed in the channel region 116 , as shown in FIGS. 2P-1 and 2P-2 , in accordance with some embodiments.
  • the gate stack 150 extends in the X direction, in accordance with some embodiments.
  • the gate stack 150 fills the gaps 146 (shown in FIGS. 2O-1 and 2O-2 ) and surrounds the second semiconductor layers 108 , in accordance with some embodiments.
  • the gate stack 150 extends into the source/drain regions 114 and in contact with the inner spacer layers 148 , in accordance with some embodiments.
  • the gate stack 150 includes an interfacial layer 152 , a high-k dielectric layer 154 , and a gate electrode layer 156 , in accordance with some embodiments.
  • the interfacial layer 152 is conformally formed along the main surfaces of the second semiconductor layers 108 to surround the second semiconductor layers 108 , in accordance with some embodiments.
  • the interfacial layer 152 is conformally formed along the upper surface of the ILD layer 138 , the upper surface of the CESL 136 , the upper surfaces and the sidewalls of the gate spacer layers 130 , and the sidewalls of the inner spacer layers 148 , in accordance with some embodiments.
  • the interfacial layer 152 is made of a chemically formed silicon oxide.
  • the high-k dielectric layer 154 is formed on the interfacial layer 152 , in accordance with some embodiments.
  • the high-k gate dielectric layer 154 is made of one or more layers of a dielectric material, such as HfO 2 , HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, zirconium oxide, aluminum oxide, titanium oxide, hafnium dioxide-alumina (HfO 2 —Al 2 O 3 ) alloy, another suitable high-k dielectric material, and/or a combination thereof.
  • the high-k gate dielectric layer 154 is formed using CVD, ALD, another suitable method, and/or a combination thereof.
  • the gate electrode layer 156 is formed on the high-k dielectric layer 154 , in accordance with some embodiments.
  • the gate electrode layer 156 fills the gaps 146 , in accordance with some embodiments.
  • the gate electrode layer 156 is made of one or more layers of conductive material, such as polysilicon, aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, TiAl, TiAlN, TaCN, TaC, TaSiN, metal alloys, another suitable material, and/or a combination thereof.
  • the gate electrode layer 156 is formed using CVD, ALD, electroplating, another suitable method, and/or a combination thereof.
  • the gate structure 150 which is formed above the upper surface of the ILD layer 138 , is planarized using such as CMP to expose the upper surface of the ILD layer 138 , in accordance with some embodiments. After the gate stack 150 is formed, the semiconductor device 100 is obtained.
  • the inner spacer layer 148 formed between the source/drain feature 134 and the gate stack 150 , can reduce the parasitic capacitance between the gate stack and the source/drain feature (i.e. Cgs and Cgd), in accordance with some embodiments. As a result, the performance of the semiconductor device structure 100 can be increased.
  • the formation of the inner spacer layer 148 includes locally treating the dielectric material 142 , in accordance with some embodiments. Because an etching selectivity exists between the treated portion 145 and the untreated portion 145 U of the dielectric material 142 , the etching process can be well controlled to entirely remove the treated portion 145 , thereby leaving the untreated portion 145 U to serve as the inner spacer layers 148 . Without locally treating the dielectric material 142 , it will be difficult to control the formation of the inner spacer layers 148 on the desired region while entirely removing the dielectric material 142 formed on the semiconductor layers 108 and gate spacer layers 130 . Thus, the process window of the formation of the inner spacer layer 148 can be enhanced.
  • the treatment processes 191 , 192 and 193 locally treat the dielectric material 142 into an oxide-like dielectric material.
  • treatment processes 291 and 292 locally treat a dielectric material 242 into a nitride-like dielectric material.
  • FIGS. 3A-1 through 3D-1 are cross-sectional views illustrating the formation of an inner spacer layer 248 along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • FIGS. 3A-2 through 3D-2 are cross-sectional views illustrating the formation of the inner spacer layer 248 along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
  • a dielectric material 242 is formed over the substrate 102 , as shown in FIGS. 3A-1 and 3A-2 , in accordance with some embodiments.
  • the dielectric material 242 is conformally formed along the upper surface of the ILD layer 138 , the upper surface of the CESL 136 , the upper surfaces and the sidewalls of the gate spacer layers 230 , and the upper surface of the isolation structures 110 , in accordance with some embodiments.
  • the dielectric material 242 is formed over the native oxide layers 108 N and surrounds the four main surfaces of each of the second semiconductor layers 108 , in accordance with some embodiments.
  • the gaps 140 (shown in FIGS. 2J-1 and 2J-2 ) are entirely filled by the dielectric material 242 , in accordance with some embodiments.
  • the dielectric material 242 has a nitrogen concentration greater than the nitrogen concentration of the gate spacer layer 230 , in accordance with some embodiments.
  • the nitrogen concentration of the dielectric material 242 is at least about 2% greater than the gate spacer layer 230 , for example, about 3%, about 5% greater. Due to the differentiated nitrogen concentration, the gate spacer layer 230 has little loss in a subsequent etching process for forming an inner spacer, in accordance with some embodiments.
  • the gate spacer layer 230 may be silicon carbon nitride (SiCN) and represented as the sixth material of Si w O x C y N z , where w is in a range from about 32.0 atomic % to about 42.0 atomic %; x is in a range from about 7.6 atomic % to about 17.6 atomic %; y is in a range from about 1.4 atomic % to about 11.4 atomic %; and z is in a range from about 39.0 atomic % to about 49.0 atomic %.
  • SiCN silicon carbon nitride
  • the dielectric material 242 may be silicon carbon nitride (SiCN) and represented as the seventh material of Si w O x C y N z , where w is in a range from about 34.0 atomic % to about 44.0 atomic %; x is in a range from about 3.8 atomic % to about 13.8 atomic %; y is in a range from about 0.5 atomic % to about 6.0 atomic %; and z is in a range from about 45.5 atomic % to about 55.5 atomic %.
  • SiCN silicon carbon nitride
  • the dielectric material 242 may be the seventh material of SiOCN.
  • the dielectric material 242 is treated using a first treatment process 291 , as shown in FIGS. 3B-1 and 3B-2 , in accordance with some embodiments. It should be noted that FIG. 3B-1 is taken along line C-C in FIG. 3B-2 .
  • the outer portion of the dielectric material 242 is treated and is referred to as the first treated portion 243 while the inner portion of the dielectric material 242 remains untreated and is referred to as the untreated portion 243 U, in accordance with some embodiments.
  • the profile of the first treated portion 243 is substantially the same as that of the first treated portion 143 as previously described and as illustrated in FIGS. 2L-1 and 2L-2 , in accordance with some embodiments.
  • the first treated portion 243 which is formed in the channel region 116 , is in direct contact with the native oxide layers 108 N, as shown in FIG. 3B-2 , in accordance with some embodiments.
  • the untreated portion 243 U remains in the source/drain regions 114 and is located on the source/drain features 134 , in accordance with some embodiments.
  • the first treatment process 291 nitridizes the dielectric material 242 to consume carbon in the dielectric material 242 and increase nitrogen in the dielectric material 242 , in accordance with some embodiments.
  • the first treatment process 291 is a remote plasma process, which is performed in an etching tool equipped with a remote plasma system (RPS), in accordance with some embodiments.
  • RPS remote plasma system
  • the radicals are introduced into the etching chamber to the substrate 102 so as to nitridize the dielectric material 242 , in accordance with some embodiments.
  • the charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments.
  • the first treatment process 291 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C. In some embodiments, the first treatment process 291 is performed for a first time period in a range from about 10 seconds to about 900 seconds.
  • the dielectric material 242 is treated using a second treatment process 292 , as shown in FIGS. 3C-1 and 3C-2 , in accordance with some embodiments.
  • the inner portion (including the untreated portion 243 U (shown in FIG. 3B-2 )) of the dielectric material 242 in the channel region 116 is entirely treated and the inner portion together with the first treated portion 243 are referred to as a treated portion 245 , in accordance with some embodiments.
  • the first treated portion 243 formed along the upper surfaces of the ILD layer 138 and the CESL 136 , and the upper surfaces and the sidewalls of the gate spacer layers 230 , is also referred to as a treated portion 245 .
  • the treated portion 245 which is formed in the channel region 116 , extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104 L, as shown FIG. 3C-1 , in accordance with some embodiments. In some embodiments, the treated portion 245 extends further into the source/drain regions 114 and directly below the gate spacer layer 230 .
  • the dielectric material 242 which is formed in the source/drain regions 114 , remains untreated and is referred to as the untreated portion 245 U.
  • the untreated portion 245 U is located on the source/drain feature 134 , in accordance with some embodiments.
  • the second treatment process 292 nitridizes the dielectric material 242 to consume the carbon in the dielectric material 242 and increase nitrogen in the dielectric material 242 , in accordance with some embodiments.
  • the second treatment process 292 is a remote plasma process, in accordance with some embodiments.
  • the remote plasma process may be performed in the same etching tool as the first treatment process 291 .
  • the second treatment process 292 uses nitriding gas including NH 3 gas, in accordance with some embodiments.
  • a flow rate of NH 3 is in a range from about 50 sccm to about 3000 sccm.
  • the nitriding gas may be formed into radicals.
  • the second RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
  • the RF power, temperature, and/or pressure of the plasma generator of the RPS is lower than that of the first treatment process 291 , in accordance with some embodiments.
  • the radicals are introduced into the etching chamber to the substrate 102 so as to nitridize the dielectric material 242 , in accordance with some embodiments.
  • the charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments.
  • the second treatment process 292 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C.
  • the second treatment process 292 is performed for a second time period in a range from about 10 seconds to about 900 seconds. In order to treat the entire inner portion of the dielectric material 242 in the channel region 116 , the second time period of the second treatment process 292 is greater than the first time period of the first treatment process 291 , in accordance with some embodiments.
  • the nitrogen in the dielectric material 242 is increased by the nitriding gases during the first treatment process 291 and second treatment process 292 , thus the nitrogen concentration of the treated portion 245 is greater than that of the untreated portion 245 U, in accordance with some embodiments.
  • the treated portion 245 is a more nitride-like dielectric material compared to the untreated portion 245 U, in accordance with some embodiments.
  • the nitrogen concentration of the treated portion 245 is at least about 3.0 atomic % greater than that of the untreated portion 245 U, for example, about 5.0 atomic %, or about 10.0 atomic % greater.
  • the treated portion 245 is removed to form gaps 146 , as shown in FIGS. 3D-1 and 3D-2 , in accordance with some embodiments.
  • the removal process includes a selective etching process, in accordance with some embodiments.
  • the selective etching process removes the treated portion 245 of the dielectric material 242 and remains the untreated portion 245 U of the dielectric material 242 as inner spacer layers 248 , in accordance with some embodiments.
  • the selective etching process of removing the treated portion 245 includes a wet etch process, a dry etch process, or a combination thereof.
  • the selective etching process is a plasma-free dry chemical etching process and isotropically etches the dielectric material 242 , in accordance with some embodiments.
  • the etchants of the dry chemical etching process includes radicals, such as HF, NH 3 , NF 3 , O 2 , N 2 O, H 2 , Cl 2 , Br 2 , HCl, HBr, and/or a combination thereof.
  • the ratio of the etching rate of the treated portion 245 to the etching rate of the gate spacer layer 230 is in a range from 5 to about 100. As a result, loss of the gate spacer layer 230 in the etching process of removing the treated portion 245 can be decreased, thereby maintaining the performance of the semiconductor device, in accordance with some embodiments.
  • the processes that were described above and illustrated in FIGS. 2P-1 and 2P-2 may be performed to obtain the semiconductor device 100 .
  • the inner spacer layer 148 (or 248 ), formed between the source/drain feature 134 and the gate stack 150 , can reduce the parasitic capacitance between the gate stack and the source/drain feature.
  • the formation of the inner spacer layer 148 (or 248 ) includes forming a dielectric material 142 (or 242 ) surrounding second semiconductor layers 108 , and locally treating the dielectric material 142 (or 242 ) in the channel region 116 .
  • the etching process can be well controlled to entirely remove the treated portion 145 (or 245 ), thereby leaving the untreated portion 145 U (or 245 U) as the inner spacer layer 148 (or 248 ).
  • the process window of formation of the inner spacer layer 148 (or 248 ) can be enhanced.
  • a method of forming a semiconductor device structure includes forming a fin structure over a substrate.
  • the fin structure comprises first semiconductor layers and second semiconductor layers alternately stacked.
  • the method for forming the semiconductor device structure also includes forming a dummy gate structure over the fin structure, and forming a gate spacer layer along a sidewall of the dummy gate structure.
  • the method for forming the semiconductor device structure also includes removing the dummy gate structure, removing the first semiconductor layers of the fin structure to form first gaps.
  • the method for forming the semiconductor device structure also includes forming a dielectric material to fill the first gaps and surround the second semiconductor layers, and treating a portion of the dielectric material.
  • the method for forming the semiconductor device structure also includes etching the portion of the dielectric material thereby exposing the second semiconductor layers, and forming a gate stack surrounding the second semiconductor layers
  • a method of forming a semiconductor device structure includes forming a fin structure over a substrate.
  • the fin structure comprises first semiconductor layers and second semiconductor layers alternately stacked.
  • the method for forming the semiconductor device structure also includes recessing the fin structure to form a source/drain recess, and forming a source/drain feature in the source/drain recess.
  • the method for forming the semiconductor device structure also includes removing the first semiconductor layers of the fin structure thereby exposing the second semiconductor layers of the fin structure.
  • the method for forming the semiconductor device structure also includes forming a dielectric material having a first carbon concentration to surround the second semiconductor layers, and treating the dielectric material so that the treated portion of the dielectric material has a second carbon concentration that is lower than the first carbon concentration.
  • the method for forming the semiconductor device structure also includes etching the treated portion of the dielectric material to form gaps, and filling the gaps with a gate stack.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Nanotechnology (AREA)
  • Crystallography & Structural Chemistry (AREA)

Abstract

A method for forming a semiconductor device structure is provided. The method for forming a semiconductor device structure includes forming a fin structure over a substrate. The fin structure includes first semiconductor layers and second semiconductor layers alternately stacked. The method for forming the semiconductor device structure also includes removing the first semiconductor layers of the fin structure in a channel region thereby exposing the second semiconductor layers of the fin structure. The method for forming the semiconductor device structure also includes forming a dielectric material surrounding the second semiconductor layers, and treating a first portion of the dielectric material. The method for forming the semiconductor device structure also includes etching the first portion of the dielectric material to form gaps, and filling the gaps with a gate stack.

Description

PRIORITY CLAIM
This application claims the benefit of U.S. Provisional Application No. 62/721,931, filed on Aug. 23, 2018 and entitled “NANO WIRE/SHEET DEVICE STRUCTURE AND METHOD FOR FORMING THE SAME,” which is incorporated herein by reference.
BACKGROUND
The electronics industry has experienced an ever-increasing demand for smaller and faster electronic devices which are simultaneously able to support a greater number of increasingly complex and sophisticated functions. Accordingly, there is a continuing trend in the semiconductor industry to manufacture low-cost, high-performance, and low-power integrated circuits (ICs). So far, these goals have been achieved in large part by scaling down semiconductor IC dimensions (e.g., minimum feature size) and thereby improving production efficiency and lowering associated costs. However, such miniaturization has introduced increased complexity into the semiconductor manufacturing process. Thus, the realization of continued advances in semiconductor ICs and devices calls for similar advances in semiconductor manufacturing processes and technology.
Recently, multi-gate devices have been introduced in an effort to improve gate control by increasing gate-channel coupling, reduce OFF-state current, and reduce short-channel effects (SCEs). One such multi-gate device that has been introduced is the gate-all around transistor (GAA). The GAA device gets its name from the gate structure which can extend around the channel region providing access to the channel on two or four sides. GAA devices are compatible with conventional complementary metal-oxide-semiconductor (CMOS) processes and their structure allows them to be aggressively scaled-down while maintaining gate control and mitigating SCEs. In conventional processes, GAA devices provide a channel in a silicon nanowire. However, integration of fabrication of the GAA features around the nanowire can be challenging. For example, while the current methods have been satisfactory in many respects, continued improvements are still needed.
BRIEF DESCRIPTION OF THE DRAWINGS
Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying Figures. It should be noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
FIG. 1 is a perspective view of a semiconductor device structure, in accordance with some embodiments of the disclosure.
FIGS. 2A-1 through 2P-1 are cross-sectional views illustrating the formation of a semiconductor device along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments.
FIGS. 2A-2 through 2P-2 are cross-sectional views illustrating the formation of a semiconductor device along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
FIGS. 3A-1 through 3D-1 are cross-sectional views illustrating the formation of an inner spacer layer along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments.
FIGS. 3A-2 through 3D-2 are cross-sectional views illustrating the formation of an inner spacer layer along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
 DETAILED DESCRIPTION
The following disclosure provides many different embodiments, or examples, for implementing different features of the subject matter provided. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.
Some variations of the embodiments are described. Throughout the various views and illustrative embodiments, like reference numerals are used to designate like elements. It should be understood that additional operations can be provided before, during, and after the method, and some of the operations described can be replaced or eliminated for other embodiments of the method.
The gate all around (GAA) transistor structures described below may be patterned by any suitable method. For example, the structures may be patterned using one or more photolithography processes, including double-patterning or multi-patterning processes. Generally, double-patterning or multi-patterning processes combine photolithography and self-aligned processes, allowing patterns to be created that have, for example, pitches smaller than what is otherwise obtainable using a single, direct photolithography process. For example, in one embodiment, a sacrificial layer is formed over a substrate and patterned using a photolithography process. Spacers are formed alongside the patterned sacrificial layer using a self-aligned process. The sacrificial layer is then removed, and the remaining spacers may then be used to pattern the GAA structure.
Embodiments for forming a semiconductor device (e.g. GAA structure) are provided. The method for forming the semiconductor device may include forming an inner spacer layer between a gate stack and a source/drain feature to reduce the parasitic capacitance between the gate stack and the source/drain feature (i.e. Cgs and Cgd). In addition, the formation of the inner spacer layer may include forming a dielectric material followed by locally treating the dielectric material. Because an etching selectivity exists between the treated portion and the untreated portion of the dielectric material, a subsequent etching process can be well controlled to remove the treated portion thereby leaving the untreated portion to serve as an inner spacer layer.
FIG. 1 is a perspective view of a semiconductor device structure 50, in accordance with some embodiments of the disclosure. FIGS. 2A-1 through 2P-1 are cross-sectional views illustrating the formation of a semiconductor device 100 along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments. FIGS. 2A-2 through 2P-2 are cross-sectional views illustrating the formation of the semiconductor device 100 along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
A semiconductor device structure 50 is provided, as shown in FIG. 1, in accordance with some embodiments. The formation of the semiconductor device structure 50 includes providing a substrate 102, and forming fin structures 104 and isolation structures 110 over the substrate 102, in accordance with some embodiments. The fin structures 104 are separated from each other by the isolation structure 110, in accordance with some embodiments. Each of the fin structures 104 is surrounded by the isolation structures 110, in accordance with some embodiments.
In some embodiments, the substrate 102 is a semiconductor substrate such as a silicon substrate. In some embodiments, the substrate 102 includes an elementary semiconductor such as germanium; a compound semiconductor such as gallium nitride (GaN), silicon carbide (SiC), gallium arsenide (GaAs), gallium phosphide (GaP), indium phosphide (InP), indium arsenide (InAs), and/or indium antimonide (InSb); an alloy semiconductor such as SiGe, GaAsP, AlInAs, AlGaAs, GaInAs, GaInP, and/or GaInAsP; or a combination thereof. In some embodiments, the substrate 102 includes an epitaxial layer (epi-layer) overlying a bulk semiconductor substrate. In some embodiments, the substrate 102 is a semiconductor-on-insulator (SOI) substrate which may include a semiconductor substrate, a buried oxide layer over the substrate, and a semiconductor layer over the buried oxide layer.
The fin structures 104 are arranged in the X direction, as shown in FIG. 1, in accordance with some embodiments. The fin structures 104 extend in the Y direction, in accordance with some embodiments. The fin structures 104 each include a lower portion 104L and an upper portion 104U, in accordance with some embodiments. The lower portion 104L of the fin structure 104 is formed by a portion of the substrate 102, in accordance with some embodiments. The upper portion 104U of the fin structure 104 is formed by a stacked semiconductor structure, which includes first semiconductor layers 106 and second semiconductor layers 108 alternately stacked over the lower portion 104L, in accordance with some embodiments. In some embodiments, there are between 2 and 10 first semiconductor layers 106 and there are between 2 and 10 second semiconductor layers 108.
As explained in detail below, the first semiconductor layers 106 of the fin structures 104 will be removed so that the second semiconductor layers 108 of the fin structures 104 form a nanowire structure extending between source/drain features, in accordance with some embodiments. The nanowire structure of the second semiconductor layers 108 will be surrounded by a gate stack to serve as a channel region of the semiconductor device 100, in accordance with some embodiments. For example, the embodiments described herein illustrate processes and materials that may be used to form nanowire structures with a GAA design for n-type FinFETs or p-type FinFETs.
The first semiconductor layers 106 and the second semiconductor layers 108 are made of materials having different lattice constants, in accordance with some embodiments. In some embodiments, the first semiconductor layers 106 and the second semiconductor layers 108 include Si, Ge, SiGe, GaAs, InSb, GaP, GaSb, InAlAs, InGaAs, GaSbP, GaAsSb, or InP.
In some embodiments, the first semiconductor layers 106 are made of SiGe, where the percentage of germanium (Ge) in the SiGe is in the range from about 20 atomic % to about 50 atomic %, and the second semiconductor layers 108 are made of silicon. In some embodiments, the first semiconductor layers 106 are Si1-xGex, where x is more than about 0.3, or Ge (x=1.0) and the second semiconductor layers 108 are Si or Si1-yGey, where y is less than about 0.4, and x>y.
In some embodiments, the thickness of each of the first semiconductor layers 106 is in a range from about 1.5 nanometers (nm) to about 20 nm. In some embodiments, the first semiconductor layers 106 are substantially uniform in thickness. In some embodiments, the thickness of each of the second semiconductor layers 108 is in a range from about 1.5 nm to about 20 nm. In some embodiments, the second semiconductor layers 108 are substantially uniform in thickness.
In some embodiments, the formation of the fin structures 104 includes forming a stacked semiconductor structure including a first semiconductor material for first semiconductor layers 106 and a second semiconductor material for second semiconductor layers 108 over the substrate 102, and patterning the stacked semiconductor structure and the underlying substrate 102.
In some embodiments, the first semiconductor materials and the second semiconductor materials are formed using low pressure chemical vapor deposition (LPCVD), epitaxial growth process, another suitable method, and/or a combination thereof. In some embodiments, the epitaxial growth process includes molecular beam epitaxy (MBE), metal organic chemical vapor deposition (MOCVD), or vapor phase epitaxy (VPE).
In some embodiments, the patterning process includes forming a hard mask layer over the stacked semiconductor structure, and etching the semiconductor structure and the underlying substrate 102 through the hard mask layer. In some embodiments, the hard mask layer includes one or more dielectric material, such as silicon oxide, silicon nitride, silicon oxynitride, other suitable dielectric materials, and/or a combination thereof.
In some embodiments, the etching process of the patterning process removes the stacked semiconductor structure which is uncovered by the hard mask layer and further recesses the substrate 102 to form trenches. In some embodiments, after the etching process, the substrate 102 has portions which protrudes from between the trenches to form the lower portions 104L of the fin structure 104. In some embodiments, a remaining stacked semiconductor structure forms the upper portion 104U of the fin structure 104. In some embodiments, the etching process includes a dry etching process, such as reactive ion etch (RIE) or neutral beam etch (NBE), a wet etching process, and/or a combination thereof.
After the fin structures 104 are formed, a lining layer 112 is conformally formed along the substrate 102, the fin structures 104, and the hard mask layer, in accordance with some embodiments. In some embodiment, the lining layer 112 includes a bilayer structure, such as a silicon oxide layer and a silicon nitride layer formed on the silicon oxide layer. In some embodiments, the lining layer 112 is formed using a thermal oxidation, CVD, atomic layer deposition (ALD), another suitable method, and/or a combination thereof.
Afterward, an insulating material for the isolation structures 110 is formed over the lining layer 112, in accordance with some embodiments. The insulating material fills the trenches and covers the upper surface of the hard mask layer, in accordance with some embodiments.
In some embodiments, the insulating material includes silicon oxide, silicon nitride, silicon oxynitride (SiON), other suitable insulating materials, and/or a combination thereof. In some embodiments, the insulating material is formed using LPCVD, plasma enhanced CVD (PECVD), high density plasma CVD (HDP-CVD), high aspect ratio process (HARP), flowable CVD (FCVD), ALD, another suitable method, and/or a combination thereof.
Afterward, the insulating material and the lining layer 112 formed above the hard mask layer are removed, in accordance with some embodiments. In some embodiments, the removal process is an etch-back process, chemical mechanical polishing (CMP), and/or a combination thereof. In some embodiments, the removal process also removes the hard mask layer and exposes the upper surfaces of the fin structures 104.
The isolation structures 110 and the lining layer 112 are recessed to form the trenches 111, as shown in FIGS. 2A-1 and 2A-2, in accordance with some embodiments. In some embodiments, the isolation structures 110 and the lining layer 112 are recessed using one or more selective etch processes, such as a dry etching process, a wet etching process, and/or a combination thereof.
The trenches 111 expose the upper surfaces and the sidewalls of the upper portions 104U of the fin structures 104, in accordance with some embodiments. The upper portion 104U of each of the fin structures 104 protrudes from between the recessed isolation structures 110, in accordance with some embodiments. The lower portions 104L of the fin structures 104 are embedded in the recessed isolation structures 110, in accordance with some embodiments.
A dummy gate structure 118 and a hard mask layer 124 are formed over the fin structures 104, as shown in FIGS. 2B-1 and 2B-2, in accordance with some embodiments. The hard mask layer 124 is formed over the dummy gate structure 118, in accordance with some embodiments. The dummy gate structure 118 extends in the X direction and across the fin structures 104, in accordance with some embodiments.
The dummy gate structure 118 is used to define source/drain regions 114 of the fin structure 104 and a channel region 116 of the fin structure 104, as shown in FIG. 2B-1, in accordance with some embodiments. The source/drain regions 114 are on opposite sides of the channel region 116, in accordance with some embodiments. In specific, the dummy gate structure 118 is filled into the recesses 111 (shown in FIG. 2A-2) and covers the upper surfaces and the sidewalls of the fin structures 104 in the channel region 116, in accordance with some embodiments. The dummy gate structure 118 does not cover the fin structures in the source/drain regions 114, in accordance with some embodiments.
The dummy gate structure 118 includes a dummy gate dielectric layer 120 and a dummy gate electrode layer 122, in accordance with some embodiments. In some embodiments, the dummy gate dielectric layer 120 is made of one or more dielectric materials, such as silicon oxide, silicon nitride, silicon oxynitride (SiON), and/or a combination thereof. In some embodiments, the dummy gate dielectric layer 120 is made of a dielectric material with high dielectric constant (k value), for example, greater than 3.9. In some embodiments, the high-K dielectric material includes HfO2, HfZrO, HfSiO, HfTiO, HfAlO, another suitable high-K dielectric material, and/or a combination thereof. In some embodiments, the dielectric material is formed using a thermal oxidation, CVD, ALD, physical vapor deposition (PVD), another suitable method, and/or a combination thereof.
In some embodiments, the dummy gate electrode layer 122 is made of a conductive material. In some embodiments, the conductive material includes polycrystalline-silicon (poly-Si), poly-crystalline silicon-germanium (poly-SiGe), metallic nitrides, metallic silicides, metals, and/or a combination thereof. In some embodiments, the conductive material is formed using CVD, PVD, and/or a combination thereof.
In some embodiments, the formation of the dummy gate structure 118 includes conformally forming the dielectric material for the dummy gate dielectric layer 120 along the upper surface of the substrate 102 and the sidewalls and the upper surfaces of the upper portions 104U of the fin structures 104, and forming the conductive material for dummy gate electrode layer 122 over the dielectric material for the dummy gate dielectric layer 120.
In some embodiments, the hard mask layer 124 is formed over the conductive material for the dummy gate electrode layer 122. In some embodiments, the hard mask layer 124 is used as an etching mask for forming the dummy gate structure 118. In some embodiments, the formation of the hard mask layer 124 includes forming an oxide layer 126 (e.g., silicon oxide) over the conductive material for dummy gate electrode layer 122, forming a nitride layer 128 (e.g., silicon nitride) over the oxide layer 126, and patterning the oxide layer 126 and the nitride layer 128 using photolithography and etching processes.
In some embodiments, the dielectric material for the dummy gate dielectric layer 120 and the conductive material for dummy gate electrode layer 122, uncovered by hard mask layer 124, are removed using one or more etching processes, thereby exposing the fin structures 104 in the source/drain regions 114. In some embodiments, the one or more etching processes are dry etching processes, wet etching processes, or a combination thereof.
A gate spacer layer 130 is formed over the substrate 102, as shown in FIGS. 2C-1 and 2C-2, in accordance with some embodiments. The gate spacer layer 130 is conformally formed along the upper surfaces of the fin structures 104 in the source/drain regions 114, the sidewalls of the dummy gate structure 118, and the sidewalls and the upper surface of the hard mask layer 124, in accordance with some embodiments.
In some embodiments, the gate spacer layer 130 is made of a dielectric material, such as silicon oxide (SiO2), silicon nitride (SiN), silicon carbide (SiC), silicon oxynitride (SiON), silicon carbon nitride (SiCN), silicon oxide carbonitride (SiOCN), and/or a combination thereof. In some embodiments, the gate spacer layer 130 is formed using CVD (such as LPCVD, PECVD, or sub-atmospheric CVD (SACVD)), ALD, another suitable method, and/or a combination thereof.
The gate spacer layer 130 formed along the upper surfaces of hard mask layer 124 and the fin structures 104 is removed, as shown in FIGS. 2D-1 and 2D-2, in accordance with some embodiments. After the removal process, the gate spacer layer 130, formed along the sidewalls of the dummy gate structure 118 and the hard mask layer 124, remains unremoved and forms a pair of gate spacer layers 130 on the opposite sides of the dummy gate structure 118, in accordance with some embodiments. The removal process includes a dry etching process, a wet etching process, and/or a combination thereof.
The fin structures 104 in the source/drain regions 114 are recessed to form source/drain recesses 132, as shown in FIGS. 2E-1 and 2E-2, in accordance with some embodiments. The source/drain recesses 132 is formed by etching the fin structures 104 uncovered by the gate spacer layers 130, the dummy gate structure 118, and the hard mask layer 124, in accordance with some embodiments. The source/drain recesses 132 pass through the upper portions 104U of the fin structures 104 and extend into the lower portion 104L of the fin structures 104, in accordance with some embodiments. In some embodiments, the etching process includes a dry etching process, a wet etching process, and/or a combination thereof.
Source/drain features 134 are formed in the respective source/drain recesses 132, as shown in FIGS. 2F-1 and 2F-2, in accordance with some embodiments. The source/drain features 134 are formed over the exposed upper surface of the lower portions 104L of the fin structures 104, in accordance with some embodiments. The portion of the fin structure 104 covered by the gate spacer layers 130 and the dummy gate structure 118 is sandwiched between the source/drain features 134, in accordance with some embodiments.
In some embodiments, the source/drain features 134 are made of Ge, Si, GaAs, AlGaAs, SiGe, GaAsP, SiP, SiC, SiCP, another suitable material, and/or a combination thereof. In some embodiments, the source/drain features 134 are formed using epitaxial growth process, such as MBE, MOCVD, VPE, another suitable epitaxial growth process, and/or a combination thereof.
In some embodiments, the source/drain features 134 are in-situ doped during the epitaxial growth process. For example, the source/drain features 134 may be the epitaxially grown SiGe doped with boron (B). For example, the source/drain features 134 may be the epitaxially grown Si doped with carbon to form silicon:carbon (Si:C) source/drain features, phosphorous to form silicon:phosphor (Si:P) source/drain features, or both carbon and phosphorous to form silicon carbon phosphor (SiCP) source/drain features. In some embodiments, the source/drain features 134 are doped in one or more implantation processes after the epitaxial growth process.
In some embodiments, the source/drain features 134 are activated by an annealing process. In some embodiments, the annealing processes include a rapid thermal annealing (RTA), a laser annealing process, other suitable annealing processed, and/or a combination thereof.
A contact etching stop layer (CESL) 136 is formed over the substrate 102, as shown in FIGS. 2G-1 and 2G-2, in accordance with some embodiments. The CESL 136 is conformally formed along the upper surface of the source/drain features 134, the sidewalls and the upper surfaces of the gate spacer layers 130, and the upper surface of the hard mask layer 124, in accordance with some embodiments.
In some embodiments, the CESL 136 is made of a dielectric material, such as silicon nitride, silicon oxide, silicon oxynitride, another suitable dielectric material, or a combination thereof. In some embodiments, the CESL 136 is formed using CVD (such as PECVD, HARP, and/or a combination thereof), ALD, another suitable method, and/or a combination thereof.
An interlayer dielectric (ILD) layer 138 is formed over the CESL 136, as shown in FIGS. 2H-1 and 2H-2, in accordance with some embodiments. In some embodiments, the ILD layer 138 is made of a dielectric material, such as tetraethylorthosilicate (TEOS) oxide, un-doped silicate glass (USG), or doped silicon oxide such as borophosphosilicate glass (BPSG), fluoride-doped silicate glass (FSG), phosphosilicate glass (PSG), borosilicate glass (BSG), and/or another suitable dielectric material. In some embodiments, the dielectric material for the ILD layer 138 is formed over the CESL 136 using CVD (such as HDP-CVD, PECVD, or HARP), ALD, another suitable method, and/or a combination thereof.
Afterward, the dielectric material for the ILD layer 138, the CESL 136 and the hard mask layer 124 above the dummy gate structure 118 are planarized using such as CMP process or an etch-back process, in accordance with some embodiments. After the planarization process, the upper surface of the dummy gate electrode layer 122 is exposed, in accordance with some embodiments.
The dummy gate structure 118 including the dummy gate electrode layer 122 and the dummy gate dielectric layer 120 is removed, as shown in FIGS. 2I-1 and 2I-2, in accordance with some embodiments. After the dummy gate structure 118 is removed, the upper surfaces and the sidewalls of the upper portions 104U of the fin structures 104 in the channel regions 116 are exposed, in accordance with some embodiments.
In some embodiments, the removal process includes one or more etching processes. For example, when the dummy gate electrode layer 122 is polysilicon, a wet etchant such as a TMAH solution may be used to selectively remove the dummy gate electrode layer 122. For example, the dummy gate dielectric layer 120 may be thereafter removed using a plasma dry etching, a dry chemical etching, and/or a wet etching.
The first semiconductor layers 106 of the fin structures 104 are removed to form gaps 140, as shown in FIGS. 2J-1 and 2J-2, in accordance with some embodiments. The gaps 140 are formed in the channel region 116 and extend between the neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104L of the fin structure 104, in accordance with some embodiments. The gaps 140 laterally extend directly below the gate spacer layers 130, in accordance with some embodiments.
After the removal process, four main surfaces (an upper surface, two side surfaces, and a bottom surface) of each of the second semiconductor layers 108 are exposed, in accordance with some embodiments. The exposed second semiconductor layers 108 form a nanowire structure which will be surrounded by a gate stack, in accordance with some embodiments.
In some embodiments, the removal process includes a selective wet etching process, such as APM (e.g., ammonia hydroxide-hydrogen peroxide-water mixture) etching process. In some embodiments, the wet etching process uses etchants such as ammonium hydroxide (NH4OH), tetramethylammonium hydroxide (TMAH), ethylenediamine pyrocatechol (EDP), and/or potassium hydroxide (KOH) solutions.
Native oxide layers 108N are formed on the main surfaces of the second semiconductor layers 108, as shown in FIGS. 2J-1 and 2J-2, in accordance with some embodiments. For example, during the removal process of the first semiconductor layers 106, the second semiconductor layers 108 may be oxidized to form the native oxide layers 108N. For example, after the removal process of the first semiconductor layers 106, the second semiconductor layers 108 may be oxidized to form the native oxide layers 108N because the second semiconductor layers 108 are exposed under an environment containing O2 or H2O.
A dielectric material 142 is formed over the substrate 102, as shown in FIGS. 2K-1 and 2K-2, in accordance with some embodiments. The dielectric material 142 is conformally formed along the upper surface of the ILD layer 138, the upper surface of the CESL 136, the upper surfaces and the sidewalls of the gate spacer layers 130, and the upper surface of the isolation structures 110, in accordance with some embodiments. The dielectric material 142 is also formed over the native oxide layers 108N and surrounds the four main surfaces of each of the second semiconductor layers 108, in accordance with some embodiments. The gaps 140 (shown in FIGS. 2J-1 and 2J-2) are entirely filled by the dielectric material 142, in accordance with some embodiments.
The dielectric material 142 is made of a dielectric material with k-value lower than 6, such as in a range from about 2.0 to about 6.0, in accordance with some embodiments. The dielectric material 142 is used to form inner spacer layers to reduce the parasitic capacitance between the gate stack and the source/drain feature, in accordance with some embodiments. If the k-value of the dielectric material 142 is too high, the dielectric material may not help reduce the parasitic capacitance.
In some embodiments, the dielectric material 142 is silicon oxycarbide (SiOC), silicon oxide carbonitride (SiOCN), silicon carbon nitride (SiCN), and/or a combination thereof, in accordance with some embodiments. For example, the dielectric material 142 may be represented as SiwOxCyNz, where w, x, y and z<1 and are the atomic percentages of Si, O, C and N, respectively. In some embodiments, the dielectric material 142 is formed using CVD (such as LPCVD, PECVD, SACVD, HARP, and/or FCVD), ALD, another suitable method, and/or a combination thereof.
The dielectric material 142 has a lower carbon concentration than the gate spacer layer 130, in accordance with some embodiments. In some embodiments, the carbon concentration the dielectric material 142 is at least about 2% lower than the carbon concentration of the gate spacer layer 130, for example, about 3%, or about 5% less. Due to the differentiated carbon concentration, the gate spacer layers 130 have little loss in a subsequent etching process for forming an inner spacer, in accordance with some embodiments.
For example, the gate spacer layer 130 may be silicon oxide carbonitride (SiOCN) and represented as the first material of SiwOxCyNz, where w is in a range from about 22.9 atomic % to about 32.9 atomic %; x is in a range from about 43.4 atomic % to about 53.4 atomic %; y is in a range from about 11.6 atomic % to about 21.6 atomic %; and z is in a range from about 3.1 atomic % to about 13.1 atomic %.
For example, the gate spacer layer 130 may be silicon oxide carbonitride (SiOCN) and represented as the second material of SiwOxCyNz, where w is in a range from about 27.3 atomic % to about 37.3 atomic %; x is in a range from about 26.7 atomic % to about 36.7 atomic %; y is in a range from about 5.0 atomic % to about 17.0 atomic %; and z is in a range from about 19.0 atomic % to about 29.0%.
For example, the dielectric material 142 may be silicon oxide carbonitride (SiOCN) and represented as the third material of SiwOxCyNz, where w is in a range from about 45.9 atomic % to about 55.9 atomic %; x is in a range from about 22.5 atomic % to about 32.5 atomic %; y is in a range from about 0.1 atomic % to about 10.1 atomic %; and z is in a range from about 12.3 atomic % to about 22.3 atomic %.
For example, the dielectric material 142 may be silicon oxide carbonitride (SiOCN) and represented as the fourth material of SiwOxCyNz, where w is in a range from about 24.0 atomic % to about 34.0 atomic %; x is in a range from about 40.9 atomic % to about 50.9 atomic %; y is in a range from about 8.3 atomic % to about 18.3 atomic %; and z is in a range from about 6.8 atomic % to about 16.8 atomic %.
For example, the dielectric material 142 may be silicon oxycarbide (SiOC) and represented as the fifth material of SiwOxCyNz, where w is in a range from 24.0 atomic % to about 34.0 atomic %; x is in a range from about 55.2 atomic % to about 65.2 atomic %; y is in a range from about 5.1 atomic % to about 15.1 atomic %; and z is in a range from about 0.1 atomic % to about 5.0 atomic %.
For example, when the gate spacer layer 130 is the first material of SiOCN, the dielectric material 142 may be the third material, the fourth material, or the fifth material of SiOCN. For example, when the gate spacer layer 130 is the second material of SiOCN, the dielectric material 142 may be the third material or the fifth material of SiOCN.
In some embodiments, as measured in the X direction, the second semiconductor layer 108 has a dimension D1 in a range from about 5 nm to about 50 nm. In some embodiments, as measured in the Z direction, the second semiconductor layer 108 has a dimension D2 in a range from about 4 nm to about 10 nm. In some embodiments, as measured in the Z direction, the spacing between neighboring second semiconductor layers 108 is a dimension D3 in a range from about 1.5 nm to about 10 nm.
In some embodiments, as measured in the X direction, the dielectric material 142 formed along the side surface of the second semiconductor layer 108 has a maximum thickness D4 in a range from about 1 nm to about 5 nm. In some embodiments, as measured in the X direction, the dielectric material 142 formed between neighboring second semiconductor layers 108 has a minimum thickness D5 in a range from about 8 nm to about 16 nm.
In some embodiments, as measured in the Y direction, the dielectric material 142 formed along the sidewall of the gate spacer layer 130 has a thickness D6 in a range from about 1 nm to about 5 nm. In some embodiments, as measured in the Y direction, the spacing between the dielectric material 142 formed along the respective sidewalls of the opposite gate spacer layers 130 is a dimension D7 in a range from about 6 nm to about 20 nm.
FIGS. 2L-1, 2L-2, 2M-1, 2M-2, 2N-1 and 2N-2 illustrate treatment processes performed on the dielectric material 142, in accordance with some embodiments. After the treatment processes, the dielectric material 142 has a treated portion 145 and an untreated portion 145U, as shown in FIGS. 2N-1 and 2N-2, in accordance with some embodiments. Because an etching selectivity exists between the treated portion 145 and the untreated portion 145U, a subsequent etching process selectively removes the treated portion 145 of the dielectric material 142 and remains the untreated portion 143U as inner spacer layers, in accordance with some embodiments. The treatment processes of the dielectric material 142 are described in detail below.
The dielectric material 142 is treated using a first treatment process 191, as shown in FIGS. 2L-1 and 2L-2, in accordance with some embodiments. It should be noted that FIG. 2L-1 is taken along line C-C in FIG. 2L-2. The outer portion of the dielectric material 142 is treated and is referred to as a first treated portion 143 while an inner portion of the dielectric material 142 remains untreated and is referred to as an untreated portion 143U, in accordance with some embodiments.
The first treated portion 143, which is formed in the channel region 116, is in direct contact with the native oxide layers 108N, as shown in FIG. 2L-2, in accordance with some embodiments. The native oxide layer 108N, which is formed on the upper surface and the side surfaces of the uppermost second semiconductor layer 108, is entirely covered by the first treated portion 143, in accordance with some embodiments. The native oxide layer 108N, which is formed on the side surfaces of the each of the lower three semiconductor layers 108, is entirely covered by the first treated portion 143, in accordance with some embodiments.
A peripheral area of the bottom surface of the uppermost second semiconductor layer 108 is covered by the first treated portion 143 while a center area of the bottom surface of the uppermost second semiconductor layer 108 is covered by the untreated portion 143U, as shown in FIG. 2L-2, in accordance with some embodiments. Peripheral areas of the upper surface and the bottom surface of each of the lower three semiconductor layers 108 are covered by the first treated portion 143 while center areas of the upper surface and the bottom surface of each of the lower three second semiconductor layers 108 are covered by the untreated portion 143U, in accordance with some embodiments.
The first treated portion 143, which is formed in the channel region 116, extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104L, as shown in FIG. 2L-1, in accordance with some embodiments. The dielectric material 142, which is formed along the upper surfaces of the ILD layer 138 and the CESL 136, and the upper surfaces and the sidewalls of the gate spacer layers 130, is also treated and forms the first treated portion 143, as shown in FIG. 2L-1, in accordance with some embodiments.
Because of the shielding of the gate spacer layers 130, the untreated portion 143U remains in the source/drain regions 114 and is located on the source/drain features 134, in accordance with some embodiments.
The first treatment process 191 oxidizes the dielectric material 142 to consume carbon in the dielectric material 142 and increase oxygen in the dielectric material 142, in accordance with some embodiments. The first treatment process 191 is a remote plasma process, which is performed in an etching tool equipped with a remote plasma system (RPS), in accordance with some embodiments.
The first treatment process 191 uses oxidizing gases including H2O and O2 gases, in accordance with some embodiments. In some embodiments, a flow rate of H2O is in a range from about 50 sccm to about 3000 sccm, and a flow rate of O2 is in a range from about 50 sccm to about 3000 sccm. When passing through the RPS, the oxidizing gases may be formed into radicals. In some embodiments, the RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
Afterward, the radicals are introduced into the etching chamber to the substrate 102 so as to oxidize the dielectric material 142, in accordance with some embodiments. The charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments. The first treatment process 191 treats the dielectric material 142 isotropically, in accordance with some embodiments. In some embodiments, the first treatment process 191 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C. In some embodiments, the first treatment process 191 is performed for a first time period in a range from about 10 seconds to about 900 seconds.
During the first treatment process 191, the first treated portion 143 is formed from the outer surface of the dielectric material 142 and grown into the interior of the dielectric material 142, as shown in FIG. 2L-2, in accordance with some embodiments. The first treatment process 191 is performed until the first treated portion 143 is grown to contact the native oxide layers 108N in order to prevent further growth of the native oxide layers 108N due to the first treatment process 191, in accordance with some embodiments. Further growth of the native oxide layers 108N would consume the second semiconductor layers 108, resulting in shrinkage of the nanowire structure.
In some embodiments, as measured in the X direction, the first treated portion 143 has a thickness D8 in a range from about 1 nm to about 5 nm. In some embodiments, thickness D8 is substantially equal to thickness D4.
The dielectric material 142 and the native oxide layers 108N are treated using a second treatment process 192, as shown in FIGS. 2M-1 and 2M-2, in accordance with some embodiments. It should be noted that FIG. 2M-1 is taken along line C-C in FIG. 2M-2. The outer portion of the untreated portion 143U is treated and forms a second treated portion 144 while the inner portion of the untreated portion 143U remains untreated and is referred to as the untreated portion 144U, as shown in FIG. 2M-2, in accordance with some embodiments. The native oxide layers 108N treated by the second treatment process 192 are labeled 108N′.
A middle portion of the bottom surface of the uppermost second semiconductor layer 108 is covered by the second treated portion 144, as shown in FIG. 2L-2, in accordance with some embodiments. Middle portions the upper surface and the bottom surface of each of the lower three semiconductor layers 108 are covered by the second treated portion 144, in accordance with some embodiments.
The second treated portion 144, which is formed in the channel region 116, extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104L, as shown in FIG. 2M-1, in accordance with some embodiments.
Because of the shielding of the gate spacer layers 130, the untreated portion 144U remains in the source/drain regions 114 and is located on the source/drain features 134, as shown FIG. 2M-1, in accordance with some embodiments.
The second treatment process 192 nitridizes the dielectric material 142 and the native oxide layers 108N, in accordance with some embodiments. The nitrided native oxide layers 108N′ will not be further grown in a following oxidation treatment process and serve as a passivation layer to prevent the second semiconductor layers 108 from being consumed in the following oxidation treatment process, in accordance with some embodiments. The second treatment process 192 is a remote plasma process, in accordance with some embodiments. For example, the second treatment process 192 may be performed in the same etching tool as the first treatment process 191.
The second treatment process 192 uses nitriding gas including NH3 gas, in accordance with some embodiments. In some embodiments, a flow rate of NH3 is in a range from about 50 sccm to about 3000 sccm. When passing through the RPS, the nitriding gas may be formed into radicals. In some embodiments, the RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
Afterward, the radicals are introduced into the etching chamber to the substrate 102 so as to nitridize the dielectric material 142 and the native oxide layers 108N, in accordance with some embodiments. The charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments. In some embodiments, the second treatment process 192 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C. In some embodiments, the second treatment process 192 is performed for a second time period in a range from about 10 seconds to about 900 seconds.
In some embodiments, as measured in the X direction, the first treated portion 143 together with the second treated portion 144 has a thickness D9 in a range from about 2 nm to about 7 nm.
The dielectric material 142 is treated using a third treatment process 193, as shown in FIGS. 2N-1 and 2N-2, in accordance with some embodiments. The inner portion (including the second treated portion 144 and the untreated portion 144U (shown in FIG. 2M-2)) of the dielectric material 142 in the channel region 116 is entirely treated and the inner portion together with the first treated portion 143 are referred to as a treated portion 145, in accordance with some embodiments. Moreover, the first treated portion 143, formed along the upper surfaces of the ILD layer 138 and the CESL 136, and the upper surfaces and the sidewalls of the gate spacer layers 130, is also referred to as the treated portion 145.
The treated portion 145, which is formed in the channel region 116, extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104L, as shown FIG. 2N-1, in accordance with some embodiments. In some embodiments, the treated portion 145 extends further into the source/drain regions 114 and directly below the gate spacer layer 130.
Because of the shielding of the gate spacer layers 130, the dielectric material 142, which is formed in the source/drain regions 114, remains untreated and is referred to as the untreated portion 145U, as shown FIG. 2N-1, in accordance with some embodiments. The untreated portion 145U is located on the source/drain feature 134, in accordance with some embodiments.
The third treatment process 193 oxidizes the dielectric material 142 to consume the carbon in the dielectric material 142 and increase oxygen in the dielectric material 142, in accordance with some embodiments. The third treatment process 193 is a remote plasma process, in accordance with some embodiments. For example, the third treatment process 193 may be performed in the same etching tool as the first treatment process 191.
The third treatment process 193 uses oxidizing gases including H2O and O2 gases, in accordance with some embodiments. The nitrided native oxide layers 108N′ is not further grown in the third treatment process 193. In some embodiments, a flow rate of H2O is in a range from about 50 sccm to about 3000 sccm, and a flow rate of O2 is in a range from about 50 sccm to about 3000 sccm. When passing through the RPS, the oxidizing gases may be formed into radicals. In some embodiments, the RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
Afterward, the radicals are introduced into the etching chamber to the substrate 102 so as to oxidize the dielectric material 142, in accordance with some embodiments. The charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material so that only radicals are formed in the etching chamber, in accordance with some embodiments. In some embodiments, the third treatment process 193 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C. In some embodiments, the third treatment process 193 is performed for a third time period in a range from about 10 seconds to about 900 seconds. In order to treat the entire inner portion of the dielectric material 142 in the channel region 116, the RF power, temperature, pressure, and/or time period of the third treatment process 193 is greater than that of the first treatment process 191, in accordance with some embodiments.
The carbon in the dielectric material 142 is consumed by the oxidizing gases during the first treatment process 191 and third treatment process 193, thus the carbon concentration of the treated portion 145 is lower than that of the untreated portion 145U, in accordance with some embodiments. The oxygen concentration of the treated portion 145 is greater than that of the untreated portion 145U, in accordance with some embodiments. The treated portion 145 is a more oxide-like dielectric material compared to the untreated portion 145U, in accordance with some embodiments. In some embodiments, the carbon concentration of the treated portion 145 is at least about 3.0 atomic % lower than that of the untreated portion 145U, for example, about 5.0 atomic %, or about 10.0 atomic % less.
The treated portion 145 is removed to form gaps 146, as shown in FIGS. 2O-1 and 2O-2, in accordance with some embodiments. The removal process includes a selective etching process, in accordance with some embodiments. The selective etching process removes the treated portion 145 of the dielectric material 142 and remains the untreated portion 145U of the dielectric material 142 as inner spacer layers 148, in accordance with some embodiments.
The inner spacer layers 148 are formed in the source/drain regions 114 and on the source/drain features 134, in accordance with some embodiments. The inner spacer layers 148 are formed between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104L, in accordance with some embodiments.
In some embodiments, as measured in the Y direction, the inner spacer layer 148 has a dimension D10 in a range from about 2.0 nm to about 9.0 nm. In some embodiments, as measured in the Y direction, the gate spacer layer 130 has a dimension D11 in a range from about 3.0 nm to about 16.0 nm. The gate spacer layer 130 laterally extends beyond an edge of the inner spacer layer 148 in the Y direction by a distance D12, in accordance with some embodiments. In some embodiments, the distance D12 is in a range from about 1.0 nm to about 7.0 nm.
In some embodiments, the selective etching process of removing the treated portion 145 includes a wet etch process, a dry etch process, or a combination thereof. In some embodiments, the selective etching process is a plasma-free dry chemical etching process and isotropically etches the dielectric material 142, in accordance with some embodiments. In some embodiments, the etchant of the dry chemical etching process includes radicals, such as HF, NF3, NH3, H2, and/or a combination thereof.
Due to the differentiated carbon concentration, an etching selectivity exists between the treated portion 145 and the untreated portion 145U in the etching process, in accordance with some embodiments. In some embodiments, the ratio of the etching rate of the treated portion 145 to the etching rate of the untreated portion 145U is in a range from about 5 to about 100. As a result, the etching process can be well controlled to remove the treated portion 145 entirely and remain the untreated portion 145U as the inner spacer layers 148, in accordance with some embodiments.
In addition, in order to entirely remove the treated portion 145, the etching process includes an over-etching step, in accordance with some embodiments. In the over-etching step, the etchants also etch the gate spacer layers 130, in accordance with some embodiments. Due to the differentiated carbon concentration, an etching selectivity also exists between the treated portion 145 and the gate spacer layers 130 in the etching process, in accordance with some embodiments. In some embodiments, the ratio of the etching rate of the treated portion 145 to the etching rate of the gate spacer layer 130 is in a range from 5 to about 100. As a result, loss of the gate spacer layer 130 in the etching process of removing the treated portion 145 can be decreased, thereby maintaining the performance of the semiconductor device 100, in accordance with some embodiments.
Afterward, the native oxide layers 108 and 108N′, uncovered by the inner spacer layers 148, are removed using an etching process, thereby exposing the main surfaces of the second semiconductor layers 108, in accordance with some embodiments.
A gate stack 150 is formed in the channel region 116, as shown in FIGS. 2P-1 and 2P-2, in accordance with some embodiments. The gate stack 150 extends in the X direction, in accordance with some embodiments. The gate stack 150 fills the gaps 146 (shown in FIGS. 2O-1 and 2O-2) and surrounds the second semiconductor layers 108, in accordance with some embodiments. The gate stack 150 extends into the source/drain regions 114 and in contact with the inner spacer layers 148, in accordance with some embodiments.
The gate stack 150 includes an interfacial layer 152, a high-k dielectric layer 154, and a gate electrode layer 156, in accordance with some embodiments. The interfacial layer 152 is conformally formed along the main surfaces of the second semiconductor layers 108 to surround the second semiconductor layers 108, in accordance with some embodiments. The interfacial layer 152 is conformally formed along the upper surface of the ILD layer 138, the upper surface of the CESL 136, the upper surfaces and the sidewalls of the gate spacer layers 130, and the sidewalls of the inner spacer layers 148, in accordance with some embodiments. In some embodiments, the interfacial layer 152 is made of a chemically formed silicon oxide.
The high-k dielectric layer 154 is formed on the interfacial layer 152, in accordance with some embodiments. In some embodiments, the high-k gate dielectric layer 154 is made of one or more layers of a dielectric material, such as HfO2, HfSiO, HfSiON, HfTaO, HfTiO, HfZrO, zirconium oxide, aluminum oxide, titanium oxide, hafnium dioxide-alumina (HfO2—Al2O3) alloy, another suitable high-k dielectric material, and/or a combination thereof. In some embodiments, the high-k gate dielectric layer 154 is formed using CVD, ALD, another suitable method, and/or a combination thereof.
The gate electrode layer 156 is formed on the high-k dielectric layer 154, in accordance with some embodiments. The gate electrode layer 156 fills the gaps 146, in accordance with some embodiments. In some embodiments, the gate electrode layer 156 is made of one or more layers of conductive material, such as polysilicon, aluminum, copper, titanium, tantalum, tungsten, cobalt, molybdenum, tantalum nitride, nickel silicide, cobalt silicide, TiN, WN, TiAl, TiAlN, TaCN, TaC, TaSiN, metal alloys, another suitable material, and/or a combination thereof. In some embodiments, the gate electrode layer 156 is formed using CVD, ALD, electroplating, another suitable method, and/or a combination thereof.
Afterward, the gate structure 150, which is formed above the upper surface of the ILD layer 138, is planarized using such as CMP to expose the upper surface of the ILD layer 138, in accordance with some embodiments. After the gate stack 150 is formed, the semiconductor device 100 is obtained.
The inner spacer layer 148, formed between the source/drain feature 134 and the gate stack 150, can reduce the parasitic capacitance between the gate stack and the source/drain feature (i.e. Cgs and Cgd), in accordance with some embodiments. As a result, the performance of the semiconductor device structure 100 can be increased.
In addition, the formation of the inner spacer layer 148 includes locally treating the dielectric material 142, in accordance with some embodiments. Because an etching selectivity exists between the treated portion 145 and the untreated portion 145U of the dielectric material 142, the etching process can be well controlled to entirely remove the treated portion 145, thereby leaving the untreated portion 145U to serve as the inner spacer layers 148. Without locally treating the dielectric material 142, it will be difficult to control the formation of the inner spacer layers 148 on the desired region while entirely removing the dielectric material 142 formed on the semiconductor layers 108 and gate spacer layers 130. Thus, the process window of the formation of the inner spacer layer 148 can be enhanced.
In the embodiments shown in FIGS. 2K-1 through 2O-2, the treatment processes 191, 192 and 193 locally treat the dielectric material 142 into an oxide-like dielectric material. In the embodiments shown in FIGS. 3A-1 through 3D-2, treatment processes 291 and 292 locally treat a dielectric material 242 into a nitride-like dielectric material.
FIGS. 3A-1 through 3D-1 are cross-sectional views illustrating the formation of an inner spacer layer 248 along line A-A in FIG. 1 at various intermediate stages, in accordance with some embodiments. FIGS. 3A-2 through 3D-2 are cross-sectional views illustrating the formation of the inner spacer layer 248 along line B-B in FIG. 1 at various intermediate stages, in accordance with some embodiments.
Continuing from FIGS. 2J-1 and 2J-2, a dielectric material 242 is formed over the substrate 102, as shown in FIGS. 3A-1 and 3A-2, in accordance with some embodiments. The dielectric material 242 is conformally formed along the upper surface of the ILD layer 138, the upper surface of the CESL 136, the upper surfaces and the sidewalls of the gate spacer layers 230, and the upper surface of the isolation structures 110, in accordance with some embodiments. The dielectric material 242 is formed over the native oxide layers 108N and surrounds the four main surfaces of each of the second semiconductor layers 108, in accordance with some embodiments. The gaps 140 (shown in FIGS. 2J-1 and 2J-2) are entirely filled by the dielectric material 242, in accordance with some embodiments.
The dielectric material 242 has a nitrogen concentration greater than the nitrogen concentration of the gate spacer layer 230, in accordance with some embodiments. In some embodiments, the nitrogen concentration of the dielectric material 242 is at least about 2% greater than the gate spacer layer 230, for example, about 3%, about 5% greater. Due to the differentiated nitrogen concentration, the gate spacer layer 230 has little loss in a subsequent etching process for forming an inner spacer, in accordance with some embodiments.
For example, the gate spacer layer 230 may be silicon carbon nitride (SiCN) and represented as the sixth material of SiwOxCyNz, where w is in a range from about 32.0 atomic % to about 42.0 atomic %; x is in a range from about 7.6 atomic % to about 17.6 atomic %; y is in a range from about 1.4 atomic % to about 11.4 atomic %; and z is in a range from about 39.0 atomic % to about 49.0 atomic %.
For example, the dielectric material 242 may be silicon carbon nitride (SiCN) and represented as the seventh material of SiwOxCyNz, where w is in a range from about 34.0 atomic % to about 44.0 atomic %; x is in a range from about 3.8 atomic % to about 13.8 atomic %; y is in a range from about 0.5 atomic % to about 6.0 atomic %; and z is in a range from about 45.5 atomic % to about 55.5 atomic %.
For example, when the gate spacer layer 230 is the sixth material of SiOCN, the dielectric material 242 may be the seventh material of SiOCN.
The dielectric material 242 is treated using a first treatment process 291, as shown in FIGS. 3B-1 and 3B-2, in accordance with some embodiments. It should be noted that FIG. 3B-1 is taken along line C-C in FIG. 3B-2. The outer portion of the dielectric material 242 is treated and is referred to as the first treated portion 243 while the inner portion of the dielectric material 242 remains untreated and is referred to as the untreated portion 243U, in accordance with some embodiments.
The profile of the first treated portion 243 is substantially the same as that of the first treated portion 143 as previously described and as illustrated in FIGS. 2L-1 and 2L-2, in accordance with some embodiments. For example, the first treated portion 243, which is formed in the channel region 116, is in direct contact with the native oxide layers 108N, as shown in FIG. 3B-2, in accordance with some embodiments. For example, because of the shielding of the gate spacer layers 230, the untreated portion 243U remains in the source/drain regions 114 and is located on the source/drain features 134, in accordance with some embodiments.
The first treatment process 291 nitridizes the dielectric material 242 to consume carbon in the dielectric material 242 and increase nitrogen in the dielectric material 242, in accordance with some embodiments. The first treatment process 291 is a remote plasma process, which is performed in an etching tool equipped with a remote plasma system (RPS), in accordance with some embodiments.
The first treatment process 291 uses nitriding gases including NH3 gas, in accordance with some embodiments. In some embodiments, a flow rate of NH3 is in a range from about 50 sccm to about 3000 sccm. When passing through the RPS, the nitriding gas may be formed into radicals. In some embodiments, a first RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W.
Afterward, the radicals are introduced into the etching chamber to the substrate 102 so as to nitridize the dielectric material 242, in accordance with some embodiments. The charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments. In some embodiments, the first treatment process 291 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C. In some embodiments, the first treatment process 291 is performed for a first time period in a range from about 10 seconds to about 900 seconds.
The first treatment process 291 is performed until the first treated portion 243 is grown to contact the native oxide layers 108N in order to prevent the second semiconductor layers 108 from being nitrided, as shown in FIG. 3B-2, in accordance with some embodiments. For example, the nitridation of the second semiconductor layers 108 may consume the second semiconductor layers 108, resulting in shrinkage of the nanowire structure.
The dielectric material 242 is treated using a second treatment process 292, as shown in FIGS. 3C-1 and 3C-2, in accordance with some embodiments. The inner portion (including the untreated portion 243U (shown in FIG. 3B-2)) of the dielectric material 242 in the channel region 116 is entirely treated and the inner portion together with the first treated portion 243 are referred to as a treated portion 245, in accordance with some embodiments. Moreover, the first treated portion 243, formed along the upper surfaces of the ILD layer 138 and the CESL 136, and the upper surfaces and the sidewalls of the gate spacer layers 230, is also referred to as a treated portion 245.
The treated portion 245, which is formed in the channel region 116, extends between neighboring second semiconductor layers 108 and between the lowermost second semiconductor layer 108 and the lower portion 104L, as shown FIG. 3C-1, in accordance with some embodiments. In some embodiments, the treated portion 245 extends further into the source/drain regions 114 and directly below the gate spacer layer 230.
Because of the shielding of the gate spacer layers 230, the dielectric material 242, which is formed in the source/drain regions 114, remains untreated and is referred to as the untreated portion 245U. The untreated portion 245U is located on the source/drain feature 134, in accordance with some embodiments.
The second treatment process 292 nitridizes the dielectric material 242 to consume the carbon in the dielectric material 242 and increase nitrogen in the dielectric material 242, in accordance with some embodiments. The second treatment process 292 is a remote plasma process, in accordance with some embodiments. For example, the remote plasma process may be performed in the same etching tool as the first treatment process 291.
The second treatment process 292 uses nitriding gas including NH3 gas, in accordance with some embodiments. In some embodiments, a flow rate of NH3 is in a range from about 50 sccm to about 3000 sccm. When passing through the RPS, the nitriding gas may be formed into radicals. In some embodiments, the second RF power of the plasma generator of the RPS is in a range from about 20 W to about 9000 W. In order to treat the entire inner portion of the dielectric material 242 in the channel region 116 without nitriding the semiconductor layers 108, the RF power, temperature, and/or pressure of the plasma generator of the RPS is lower than that of the first treatment process 291, in accordance with some embodiments.
Afterward, the radicals are introduced into the etching chamber to the substrate 102 so as to nitridize the dielectric material 242, in accordance with some embodiments. The charged species (such ion) generated from plasma generators are filtered using ground electrode material (such as Aluminum), ion trap material (such as Quartz), or another suitable material, and thus only radicals are formed in the etching chamber, in accordance with some embodiments. In some embodiments, the second treatment process 292 is performed in the etching chamber with a pressure ranging from about 0.1 Torr to about 15 Torr, and with a temperature in a range from about 20° C. to about 600° C. In some embodiments, the second treatment process 292 is performed for a second time period in a range from about 10 seconds to about 900 seconds. In order to treat the entire inner portion of the dielectric material 242 in the channel region 116, the second time period of the second treatment process 292 is greater than the first time period of the first treatment process 291, in accordance with some embodiments.
The nitrogen in the dielectric material 242 is increased by the nitriding gases during the first treatment process 291 and second treatment process 292, thus the nitrogen concentration of the treated portion 245 is greater than that of the untreated portion 245U, in accordance with some embodiments. The treated portion 245 is a more nitride-like dielectric material compared to the untreated portion 245U, in accordance with some embodiments. In some embodiments, the nitrogen concentration of the treated portion 245 is at least about 3.0 atomic % greater than that of the untreated portion 245U, for example, about 5.0 atomic %, or about 10.0 atomic % greater.
The treated portion 245 is removed to form gaps 146, as shown in FIGS. 3D-1 and 3D-2, in accordance with some embodiments. The removal process includes a selective etching process, in accordance with some embodiments. The selective etching process removes the treated portion 245 of the dielectric material 242 and remains the untreated portion 245U of the dielectric material 242 as inner spacer layers 248, in accordance with some embodiments.
In some embodiments, the selective etching process of removing the treated portion 245 includes a wet etch process, a dry etch process, or a combination thereof. In some embodiments, the selective etching process is a plasma-free dry chemical etching process and isotropically etches the dielectric material 242, in accordance with some embodiments. In some embodiments, the etchants of the dry chemical etching process includes radicals, such as HF, NH3, NF3, O2, N2O, H2, Cl2, Br2, HCl, HBr, and/or a combination thereof.
Due to the differentiated nitrogen concentration, an etching selectivity exists between the treated portion 245 and the untreated portion 245U in the etching process, in accordance with some embodiments. In some embodiments, the ratio of the etching rate of the treated portion 245 to the etching rate of the untreated portion 245U is in a range from about 5 to about 100. As a result, the etching process can be well controlled to remove the treated portion 245 entirely and remain the untreated portion 245U as the inner spacer layer 248, in accordance with some embodiments.
In some embodiments, the ratio of the etching rate of the treated portion 245 to the etching rate of the gate spacer layer 230 is in a range from 5 to about 100. As a result, loss of the gate spacer layer 230 in the etching process of removing the treated portion 245 can be decreased, thereby maintaining the performance of the semiconductor device, in accordance with some embodiments.
After the inner spacer layers 248 are formed, the processes that were described above and illustrated in FIGS. 2P-1 and 2P-2 may be performed to obtain the semiconductor device 100.
As described above, the inner spacer layer 148 (or 248), formed between the source/drain feature 134 and the gate stack 150, can reduce the parasitic capacitance between the gate stack and the source/drain feature. In addition, the formation of the inner spacer layer 148 (or 248) includes forming a dielectric material 142 (or 242) surrounding second semiconductor layers 108, and locally treating the dielectric material 142 (or 242) in the channel region 116. Because an etching selectivity exists between the treated portion 145 (or 245) and the untreated portion 145U (or 245U) of the dielectric material 142 (or 242), the etching process can be well controlled to entirely remove the treated portion 145 (or 245), thereby leaving the untreated portion 145U (or 245U) as the inner spacer layer 148 (or 248). As a result, the process window of formation of the inner spacer layer 148 (or 248) can be enhanced.
Embodiments of a method for forming a semiconductor device structure are provided. The method for forming the semiconductor device structure may include forming a dielectric material surrounding second semiconductor layers, and locally treating the dielectric material. After the dielectric material is treated, the treated portion of the dielectric material may be etched and the remaining portion of the dielectric material may form an inner spacer layer. Because the etching process is well controlled by locally treating the dielectric material, the process window of the formation of the inner spacer layer may be enhanced.
In some embodiments, a method of forming a semiconductor device structure is provided. The method for forming the semiconductor device structure includes forming a fin structure over a substrate. The fin structure includes first semiconductor layers and second semiconductor layers alternately stacked. The method for forming the semiconductor device structure also includes removing the first semiconductor layers of the fin structure in the channel region thereby exposing the second semiconductor layers of the fin structure. The method for forming the semiconductor device structure also includes forming a dielectric material surrounding the second semiconductor layers, and treating a first portion of the dielectric material. The method for forming the semiconductor device structure also includes etching the first portion of the dielectric material to form gaps, and filling the gaps with a gate stack.
In some embodiments, a method of forming a semiconductor device structure is provided. The method for forming the semiconductor device structure includes forming a fin structure over a substrate. The fin structure comprises first semiconductor layers and second semiconductor layers alternately stacked. The method for forming the semiconductor device structure also includes forming a dummy gate structure over the fin structure, and forming a gate spacer layer along a sidewall of the dummy gate structure. The method for forming the semiconductor device structure also includes removing the dummy gate structure, removing the first semiconductor layers of the fin structure to form first gaps. The method for forming the semiconductor device structure also includes forming a dielectric material to fill the first gaps and surround the second semiconductor layers, and treating a portion of the dielectric material. The method for forming the semiconductor device structure also includes etching the portion of the dielectric material thereby exposing the second semiconductor layers, and forming a gate stack surrounding the second semiconductor layers
In some embodiments, a method of forming a semiconductor device structure is provided. The method for forming the semiconductor device structure includes forming a fin structure over a substrate. The fin structure comprises first semiconductor layers and second semiconductor layers alternately stacked. The method for forming the semiconductor device structure also includes recessing the fin structure to form a source/drain recess, and forming a source/drain feature in the source/drain recess. The method for forming the semiconductor device structure also includes removing the first semiconductor layers of the fin structure thereby exposing the second semiconductor layers of the fin structure. The method for forming the semiconductor device structure also includes forming a dielectric material having a first carbon concentration to surround the second semiconductor layers, and treating the dielectric material so that the treated portion of the dielectric material has a second carbon concentration that is lower than the first carbon concentration. The method for forming the semiconductor device structure also includes etching the treated portion of the dielectric material to form gaps, and filling the gaps with a gate stack.
The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.

Claims (20)

What is claimed is:
1. A method for forming a semiconductor device structure, comprising:
forming a fin structure over a substrate, wherein the fin structure includes a channel region and a source/drain region, wherein the fin structure comprises first semiconductor layers and second semiconductor layers alternately stacked;
removing the first semiconductor layers of the fin structure in the channel region thereby exposing the second semiconductor layers of the fin structure;
forming a dielectric material surrounding the second semiconductor layers;
treating a first portion of the dielectric material, wherein treating the first portion of the dielectric material comprises:
oxidizing an outer portion of the dielectric material;
nitriding native oxide layers of the second semiconductor layers; and
oxidizing an inner portion of the dielectric material;
etching the first portion of the dielectric material to form gaps; and
filling the gaps with a gate stack.
2. The method for forming the semiconductor device structure as claimed in claim 1, wherein a second portion of the dielectric material remains untreated after treating the first portion of the dielectric material, and the second portion of the dielectric material is closer to the source/drain region than the first portion of the dielectric material.
3. The method for forming the semiconductor device structure as claimed in claim 2, wherein an etching selectivity exists between the first portion and the second portion of the dielectric material during the etching of the first portion of the dielectric material, and the second portion of the dielectric material remains as an inner spacer layer after etching the first portion of the dielectric material.
4. The method for forming the semiconductor device structure as claimed in claim 1, wherein treating the first portion of the dielectric material comprises a remote plasma process.
5. The method for forming the semiconductor device structure as claimed in claim 1, wherein etching the first portion of the dielectric material comprises a dry chemical etching process.
6. A method for forming a semiconductor device structure, comprising:
forming a fin structure over a substrate, wherein the fin structure comprises first semiconductor layers and second semiconductor layers alternately stacked;
forming a dummy gate structure over the fin structure;
forming a gate spacer layer along a sidewall of the dummy gate structure;
removing the dummy gate structure;
removing the first semiconductor layers of the fin structure to form first gaps, wherein oxide layers are formed on the second semiconductor layers;
forming a dielectric material to fill the first gaps and surround the second semiconductor layers;
treating a portion of the dielectric material;
treating the oxide layers to form nitrogen-containing layers;
etching the portion of the dielectric material thereby exposing the second semiconductor layers; and
forming a gate stack surrounding the second semiconductor layers.
7. The method for forming the semiconductor device structure as claimed in claim 6, wherein the first gaps laterally extend below the gate spacer layer.
8. The method for forming the semiconductor device structure as claimed in claim 6, wherein a remaining portion of the dielectric material is formed below the gate spacer layer after etching the portion of the dielectric material, and the gate spacer layer laterally extends beyond an edge of the remaining portion of the dielectric material.
9. The method for forming the semiconductor device structure as claimed in claim 6, wherein the gate spacer layer has a first carbon concentration and the dielectric material has a second carbon concentration that is lower than the first carbon concentration.
10. The method for forming the semiconductor device structure as claimed in claim 6, wherein treating the portion of the dielectric material comprises:
oxidizing or nitriding an outer portion of the dielectric material, wherein the dielectric material is oxidized or nitridized until the outer portion of the dielectric material contacts the second semiconductor layers.
11. The method for forming the semiconductor device structure as claimed in claim 10, wherein treating the portion of the dielectric material further comprises:
oxidizing or nitriding an inner portion of the dielectric material filled into the gaps.
12. The method for forming the semiconductor device structure as claimed in claim 6, wherein etching the portion of the dielectric material comprises a plasma-free etching process.
13. The method for forming the semiconductor device structure as claimed in claim 12, wherein in the plasma-free etching process, a ratio of an etching rate of the portion of the dielectric material to an etching rate of the gate spacer layer is in a range from 5 to 100.
14. A method for forming a semiconductor device structure, comprising:
forming a fin structure over a substrate, wherein the fin structure comprises first semiconductor layers and second semiconductor layers alternately stacked;
recessing the fin structure to form a source/drain recess;
forming a source/drain feature in the source/drain recess;
removing the first semiconductor layers of the fin structure thereby exposing the second semiconductor layers of the fin structure;
forming a dielectric material having a first carbon concentration to surround the second semiconductor layers;
treating the dielectric material so that a treated portion of the dielectric material has a second carbon concentration that is less than the first carbon concentration;
etching the treated portion of the dielectric material to form gaps; and
filling the gaps with a gate stack.
15. The method for forming the semiconductor device structure as claimed in claim 14, wherein the dielectric material has a remaining portion between the source/drain feature and the gate stack and between neighboring two of the second semiconductor layers.
16. The method for forming the semiconductor device structure as claimed in claim 14, wherein treating the dielectric material comprises:
introducing a first radical to the substrate for a first time period; and
after introducing the first radical, introducing a second radical to the substrate for a second time period that is greater than the first time period.
17. The method for forming the semiconductor device structure as claimed in claim 14, wherein the dielectric material is SiOC, SiOCN, or SiCN.
18. The method for forming the semiconductor device structure as claimed in claim 14, wherein the dielectric material has a k-value ranging from 2 to 6.
19. The method for forming the semiconductor device structure as claimed in claim 8, wherein treating the oxide layers comprises:
introducing NH3 gas through a remote plasma system to form radicals; and
introducing the radicals into an etching chamber.
20. The method for forming the semiconductor device structure as claimed in claim 6, wherein treating the portion of the dielectric material comprises oxidizing the dielectric material, and the nitrogen-containing layers prevent the second semiconductor layers from being consumed during oxidizing the dielectric material.
US16/299,531 2018-08-23 2019-03-12 Method for forming semiconductor device structure with inner spacer layer Active 2039-07-08 US11152491B2 (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
US16/299,531 US11152491B2 (en) 2018-08-23 2019-03-12 Method for forming semiconductor device structure with inner spacer layer
US17/504,104 US11605728B2 (en) 2018-08-23 2021-10-18 Semiconductor device structure with inner spacer layer
US18/182,774 US11973129B2 (en) 2018-08-23 2023-03-13 Semiconductor device structure with inner spacer layer and method for forming the same
US18/616,449 US12389619B2 (en) 2018-08-23 2024-03-26 Semiconductor device structure with inner spacer layer
US19/251,086 US20250331214A1 (en) 2018-08-23 2025-06-26 Semiconductor device structure with inner spacer layer

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201862721931P 2018-08-23 2018-08-23
US16/299,531 US11152491B2 (en) 2018-08-23 2019-03-12 Method for forming semiconductor device structure with inner spacer layer

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US17/504,104 Division US11605728B2 (en) 2018-08-23 2021-10-18 Semiconductor device structure with inner spacer layer

Publications (2)

Publication Number Publication Date
US20200066872A1 US20200066872A1 (en) 2020-02-27
US11152491B2 true US11152491B2 (en) 2021-10-19

Family

ID=69586954

Family Applications (5)

Application Number Title Priority Date Filing Date
US16/299,531 Active 2039-07-08 US11152491B2 (en) 2018-08-23 2019-03-12 Method for forming semiconductor device structure with inner spacer layer
US17/504,104 Active US11605728B2 (en) 2018-08-23 2021-10-18 Semiconductor device structure with inner spacer layer
US18/182,774 Active US11973129B2 (en) 2018-08-23 2023-03-13 Semiconductor device structure with inner spacer layer and method for forming the same
US18/616,449 Active US12389619B2 (en) 2018-08-23 2024-03-26 Semiconductor device structure with inner spacer layer
US19/251,086 Pending US20250331214A1 (en) 2018-08-23 2025-06-26 Semiconductor device structure with inner spacer layer

Family Applications After (4)

Application Number Title Priority Date Filing Date
US17/504,104 Active US11605728B2 (en) 2018-08-23 2021-10-18 Semiconductor device structure with inner spacer layer
US18/182,774 Active US11973129B2 (en) 2018-08-23 2023-03-13 Semiconductor device structure with inner spacer layer and method for forming the same
US18/616,449 Active US12389619B2 (en) 2018-08-23 2024-03-26 Semiconductor device structure with inner spacer layer
US19/251,086 Pending US20250331214A1 (en) 2018-08-23 2025-06-26 Semiconductor device structure with inner spacer layer

Country Status (1)

Country Link
US (5) US11152491B2 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11482522B2 (en) * 2018-10-08 2022-10-25 Samsung Electronics Co., Ltd. Semiconductor devices including a narrow active pattern
US20210408239A1 (en) * 2020-06-26 2021-12-30 Intel Corporation Plasma nitridation for gate oxide scaling of ge and sige transistors
US20230054243A1 (en) * 2021-08-18 2023-02-23 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-gate transistors and methods of forming the same
US12040406B2 (en) * 2021-10-19 2024-07-16 Macronix International Co., Ltd. Semiconductor structure and method for manufacturing the same
US20230411480A1 (en) * 2022-06-16 2023-12-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming semiconductor device with implanted nanosheets
KR20240028674A (en) * 2022-08-25 2024-03-05 삼성전자주식회사 Semiconductor devices

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140001441A1 (en) * 2012-06-29 2014-01-02 Seiyon Kim Integration methods to fabricate internal spacers for nanowire devices
US9209247B2 (en) 2013-05-10 2015-12-08 Taiwan Semiconductor Manufacturing Company, Ltd. Self-aligned wrapped-around structure
US9236267B2 (en) 2012-02-09 2016-01-12 Taiwan Semiconductor Manufacturing Company, Ltd. Cut-mask patterning process for fin-like field effect transistor (FinFET) device
US20160141381A1 (en) * 2014-11-19 2016-05-19 Samsung Electronics Co., Ltd. Semiconductor devices and methods for fabricating the same
US9412828B2 (en) 2012-08-24 2016-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Aligned gate-all-around structure
US9412817B2 (en) 2014-12-19 2016-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Silicide regions in vertical gate all around (VGAA) devices and methods of forming same
US9472618B2 (en) 2013-12-10 2016-10-18 Taiwan Semiconductor Manufacturing Company Limited Nanowire field effect transistor device having a replacement gate
US9502265B1 (en) 2015-11-04 2016-11-22 Taiwan Semiconductor Manufacturing Company, Ltd. Vertical gate all around (VGAA) transistors and methods of forming the same
US9520482B1 (en) 2015-11-13 2016-12-13 Taiwan Semiconductor Manufacturing Company, Ltd. Method of cutting metal gate
US9536738B2 (en) 2015-02-13 2017-01-03 Taiwan Semiconductor Manufacturing Company, Ltd. Vertical gate all around (VGAA) devices and methods of manufacturing the same
US9576814B2 (en) 2013-12-19 2017-02-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method of spacer patterning to form a target integrated circuit pattern
US9608116B2 (en) 2014-06-27 2017-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. FINFETs with wrap-around silicide and method forming the same
US9647139B2 (en) * 2015-09-04 2017-05-09 International Business Machines Corporation Atomic layer deposition sealing integration for nanosheet complementary metal oxide semiconductor with replacement spacer
US20180226490A1 (en) * 2015-09-25 2018-08-09 Intel Corporation Fabrication of multi-channel nanowire devices with self-aligned internal spacers and soi finfets using selective silicon nitride capping
US20190214502A1 (en) * 2018-01-11 2019-07-11 International Business Machines Corporation Nanosheet fet including all-around source/drain contact

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140151638A1 (en) * 2012-12-03 2014-06-05 International Business Machines Corporation Hybrid nanomesh structures
US9893161B2 (en) * 2015-04-22 2018-02-13 Tokyo Electron Limited Parasitic capacitance reduction structure for nanowire transistors and method of manufacturing
FR3054385B1 (en) * 2016-07-22 2018-08-31 Alstom Transport Technologies SOLDERED MOTOR STATOR CARCASE AND METHOD FOR MANUFACTURING SAME
CN109427582B (en) * 2017-08-22 2021-09-07 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and method of forming the same

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9236267B2 (en) 2012-02-09 2016-01-12 Taiwan Semiconductor Manufacturing Company, Ltd. Cut-mask patterning process for fin-like field effect transistor (FinFET) device
US20140001441A1 (en) * 2012-06-29 2014-01-02 Seiyon Kim Integration methods to fabricate internal spacers for nanowire devices
US9412828B2 (en) 2012-08-24 2016-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Aligned gate-all-around structure
US9209247B2 (en) 2013-05-10 2015-12-08 Taiwan Semiconductor Manufacturing Company, Ltd. Self-aligned wrapped-around structure
US9472618B2 (en) 2013-12-10 2016-10-18 Taiwan Semiconductor Manufacturing Company Limited Nanowire field effect transistor device having a replacement gate
US9576814B2 (en) 2013-12-19 2017-02-21 Taiwan Semiconductor Manufacturing Company, Ltd. Method of spacer patterning to form a target integrated circuit pattern
US9608116B2 (en) 2014-06-27 2017-03-28 Taiwan Semiconductor Manufacturing Company, Ltd. FINFETs with wrap-around silicide and method forming the same
US20160141381A1 (en) * 2014-11-19 2016-05-19 Samsung Electronics Co., Ltd. Semiconductor devices and methods for fabricating the same
US9412817B2 (en) 2014-12-19 2016-08-09 Taiwan Semiconductor Manufacturing Company, Ltd. Silicide regions in vertical gate all around (VGAA) devices and methods of forming same
US9536738B2 (en) 2015-02-13 2017-01-03 Taiwan Semiconductor Manufacturing Company, Ltd. Vertical gate all around (VGAA) devices and methods of manufacturing the same
US9647139B2 (en) * 2015-09-04 2017-05-09 International Business Machines Corporation Atomic layer deposition sealing integration for nanosheet complementary metal oxide semiconductor with replacement spacer
US20180226490A1 (en) * 2015-09-25 2018-08-09 Intel Corporation Fabrication of multi-channel nanowire devices with self-aligned internal spacers and soi finfets using selective silicon nitride capping
US9502265B1 (en) 2015-11-04 2016-11-22 Taiwan Semiconductor Manufacturing Company, Ltd. Vertical gate all around (VGAA) transistors and methods of forming the same
US9520482B1 (en) 2015-11-13 2016-12-13 Taiwan Semiconductor Manufacturing Company, Ltd. Method of cutting metal gate
US20190214502A1 (en) * 2018-01-11 2019-07-11 International Business Machines Corporation Nanosheet fet including all-around source/drain contact

Also Published As

Publication number Publication date
US20250331214A1 (en) 2025-10-23
US11973129B2 (en) 2024-04-30
US12389619B2 (en) 2025-08-12
US20220045194A1 (en) 2022-02-10
US20230215936A1 (en) 2023-07-06
US20200066872A1 (en) 2020-02-27
US20240234549A1 (en) 2024-07-11
US11605728B2 (en) 2023-03-14

Similar Documents

Publication Publication Date Title
US11652141B2 (en) Strained nanowire CMOS device and method of forming
US12308287B2 (en) Integrated circuit structure with backside dielectric layer having air gap
US10985265B2 (en) Method for forming semiconductor device structure
US20220069135A1 (en) Epitaxial Features
US12389619B2 (en) Semiconductor device structure with inner spacer layer
KR102538269B1 (en) Semiconductor device and method
US20220359701A1 (en) Method for forming semiconductor device structure with hard mask layer over fin structure
US9847329B2 (en) Structure of fin feature and method of making same
US11335562B2 (en) Self-aligned contact and manufacturing method thereof
US20240234420A1 (en) Semiconductor device
US20250176217A1 (en) Low resistance contact feature
KR20220043829A (en) Etch profile control of via opening
US20240339455A1 (en) Semiconductor device structure and methods of forming the same
US20230131688A1 (en) Nanosheet channel formation method and structure
US20250318169A1 (en) Manufacturing method of semiconductor device having thin bottom channel
TWI861603B (en) Semiconductor devices and manufacturing method of the same
US12283625B2 (en) Manufacturing method of semiconductor device
US12243918B2 (en) Semiconductor device with dielectric liners on gate refill metal
US20240178302A1 (en) Semiconductor device with protective gate structure and methods of fabrication thereof
TW202305896A (en) Method of fabricating semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIWAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LIN, HAN-YU;YANG, CHANSYUN DAVID;LEE, FANG-WEI;AND OTHERS;REEL/FRAME:048575/0142

Effective date: 20190222

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: AWAITING TC RESP., ISSUE FEE NOT PAID

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4