US10522218B2 - Methods and apparatuses to reduce power dissipation in a static random access memory (SRAM) device - Google Patents

Methods and apparatuses to reduce power dissipation in a static random access memory (SRAM) device Download PDF

Info

Publication number
US10522218B2
US10522218B2 US16/190,278 US201816190278A US10522218B2 US 10522218 B2 US10522218 B2 US 10522218B2 US 201816190278 A US201816190278 A US 201816190278A US 10522218 B2 US10522218 B2 US 10522218B2
Authority
US
United States
Prior art keywords
signal
power
sram
cell
internal clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US16/190,278
Other versions
US20190147943A1 (en
Inventor
Parvinder Kumar Rana
Lava Kumar PULLURU
Kumar Shuvadeep
Ankur Gupta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Assigned to SAMSUNG ELECTRONICS CO., LTD. reassignment SAMSUNG ELECTRONICS CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GUPTA, ANKUR, PULLURU, LAVA KUMAR, RANA, PARVINDER KUMAR, Shuvadeep Kumar
Publication of US20190147943A1 publication Critical patent/US20190147943A1/en
Application granted granted Critical
Publication of US10522218B2 publication Critical patent/US10522218B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/419—Read-write [R-W] circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G11C7/08—Control thereof
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/18—Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction
    • G11C11/417—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction for memory cells of the field-effect type
    • G11C11/418—Address circuits

Definitions

  • the present disclosure relates to the field of semiconductor memory, and more particularly to methods and apparatuses for reducing power dissipation in a Static Random Access Memory (SRAM) device.
  • SRAM Static Random Access Memory
  • a Static Random Access Memory (SRAM) device 100 is depicted.
  • the SRAM device 100 is provided with an address decoder 104 for receiving an address and an internal clock signal (CLK_INT) generated by an internal clock generator 102 .
  • the internal clock generator 102 generates the internal clock signal using an external clock (CLK) and a Chip Selection Signal (CSN).
  • the address decoder 104 decodes the address and generates a Word-Line (WL) signal to enable a WL.
  • WL Word-Line
  • a WL driver 106 receives the WL signal from the address decoder 104 and transmits the WL signal to a SRAM Bit-Cell 108 which the WL signal enables the WL to select a Bit-Line (BL) in the SRAM Bit-Cell 108 .
  • the WL driver 106 is driven by a WL voltage (VDDWL) power supply switch 114 .
  • the WL voltage (VDDWL) power switch 114 is derived from the Chip Selection Signal (CSN) and a cell voltage supply (VDDCE).
  • a tracking circuit 110 generates a Sense Amplifier Enable (SAE) signal and RESET signal using the internal clock signal generated by the internal clock generator 102 .
  • the tracking circuit 100 generates the SAE signal and RESET signal when WL selects the BL in the SRAM Bit-Cell 108 .
  • the SAE signal enables a Sense Amplifier 112 to perform a read operation by reading a data array of the SRAM Bit-Cell 108 .
  • the WL selects at least one BL in the SRAM Bit-Cell 108 .
  • the tracking circuit 110 generates the SAE signal to enable the sense amplifier 112 to read the data of the array of the SRAM Bit-Cell 108 , as mentioned in FIG. 1 .
  • the SRAM Bit-Cell 108 discharges power stored in the at least one selected BL and the power stored in the BLs which are unselected by the WL.
  • the power discharging of the BLs is common during the read operation unless the power discharging of BLs exceeds a pre-defined voltage level required for the sense amplifier 112 to perform the read operation. As the power levels of the BLs are discharged, the current flow in the SRAM Bit-Cell 108 increases.
  • the power discharging of BLs may exceed a pre-defined voltage due to reasons such as: (i) When there is no change of state of the WL signal caused by a next read cycle and the WL is maintained in enabled state to make the current to flow through the SRAM Bit-Cell 108 . (ii) Gate capacitance of a FINFET device (not shown) is more than a gate capacitance of a MOSFET device (not shown) in the SRAM device 100 such that a greater capacitance has to be charged/discharged.
  • the power discharging of the SRAM Bit-Cell 108 is reduced by disabling the WL completely for a short period of time using the address decoder 104 and the WL is again enabled during the next read cycle.
  • disabling/enabling the WL for a particular period of time is time consuming during the read operation.
  • An object of the embodiments herein is to provide methods and apparatus for reducing power dissipation in a Static Random Access Memory (SRAM) device.
  • SRAM Static Random Access Memory
  • Another object of the embodiments herein is to determine whether the discharge of power from a Bit-Line (BL) in a SRAM Bit-Cell exceeds a pre-defined voltage level required for a sense amplifier to perform a read operation.
  • BL Bit-Line
  • Another object of the embodiments herein is to improve the power discharged from the BL by controlling the Word-Line Voltage (VDDWL) power supply switch of the WL driver using a Sense Amplifier Enable (SAE) signal and/or by adjusting a pulse width of a Word-Line (WL) to pull down the WL using a N-type Metal-Oxide Semiconductor (NMOS) circuit when the power from the Bit-Line (BL) in the SRAM Bit-Cell exceeds the pre-defined voltage level.
  • VDDWL Word-Line Voltage
  • SAE Sense Amplifier Enable
  • inventions herein provide a method for reducing power dissipation in a Static Random Access Memory (SRAM) device.
  • the method includes receiving, by an address decoder, an address and an internal clock signal (CLK_INT) for generating a Word-Line (WL) enable signal.
  • the internal clock signal (CLK_INT) may be generated by an internal clock generator during a read operation.
  • the method includes transmitting, by a WL driver, the WL enable signal to at least one SRAM Bit-Cell.
  • the WL enable signal enables at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell.
  • the method includes generating, by a tracking circuit, a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal (CLK_INT) based on the at least one WL selecting the at least one BL.
  • SAE Sense Amplifier Enable
  • CLK_INT internal clock signal
  • the method may include determining, by the tracking circuit, whether the at least one SRAM bit-cell discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier to perform the read operation.
  • the method includes reducing, by the WL driver, the power discharged from the at least one BL by controlling a WL voltage (VDDWL) power supply switch of the WL driver using the SAE signal and adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit.
  • VDDWL WL voltage
  • the power discharged from the at least one BL is optimized when the at least one SRAM Bit-Cell discharges the power from the at least one BL exceeding the pre-defined voltage level.
  • inventions herein provide an apparatus for reducing power dissipation in a Static Random Access Memory (SRAM).
  • the apparatus includes an address decoder configured to receive an address and an internal clock signal (CLK_INT) for generating a Word-Line (WL) enable signal.
  • the internal clock signal (CLK_INT) may be generated by an internal clock generator during a read operation.
  • the apparatus includes a Word-Line (WL) driver configured to transmit the WL enable signal to at least one SRAM Bit-Cell.
  • the WL enable signal enables at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell.
  • the apparatus includes a tracking circuit configured to generate a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal (CLK_INT) based on the at least one WL selecting the at least one BL.
  • SAE Sense Amplifier Enable
  • CLK_INT internal clock signal
  • the SAE signal enables at least one sense amplifier to perform the read operation by reading data of at least one array of the at least one SRAM Bit-Cell and determine whether the at least one SRAM bit-cell discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier to perform the read operation.
  • the apparatus includes the WL driver further configured to optimize the power from the at least one BL by controlling a WL voltage (VDDWL) power supply switch of the WL driver using the SAE signal and adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit.
  • VDDWL WL voltage
  • the SRAM device includes an internal clock generator configured to generate an internal clock signal (CLK_INT) from an external clock (CLK) and a chip enable signal (CSN).
  • the SRAM device may include an address decoder configured to generate a Word-Line (WL) enable signal from an address and the internal clock signal (CLK_INT).
  • the SRAM device may include a tracking circuit configured to generate a sense amplifier enable (SAE) signal and a RESET signal from the internal clock signal (CLK_INT).
  • SAE sense amplifier enable
  • the SRAM device includes a WL voltage (VDDWL) power supply switch of a WL driver configured to vary a pulse width of the at least one WL during a read operation.
  • FIG. 1 is a block diagram illustrating various hardware components of a SRAM device performing a read operation
  • FIG. 2 is a timing diagram illustrating a BL discharge waveform during the read operation
  • FIG. 3 is a block diagram illustrating an apparatus having various hardware components to perform the read operation, according to embodiments of the present inventive concept
  • FIG. 4 is a timing diagram illustrating the BL discharge waveform during the read operation, according to embodiments of the present inventive concept.
  • FIG. 5 is a flow diagram illustrating a method to optimize power discharge from the BL, according to embodiments of the present inventive concept.
  • Embodiments herein may be described and illustrated in terms of blocks which carry out a described function or functions. These blocks, which may be referred to herein as units or modules or the like, are physically implemented by analog and/or digital circuits such as logic gates, integrated circuits, microprocessors, microcontrollers, memory circuits, passive electronic components, active electronic components, optical components, hardwired circuits and the like, and may optionally be driven by firmware and/or software.
  • the circuits may, for example, be embodied in one or more semiconductor chips, or on substrate supports such as printed circuit boards and the like.
  • circuits constituting a block may be implemented by dedicated hardware, or by a processor (e.g., one or more programmed microprocessors and associated circuitry), or by a combination of dedicated hardware to perform some functions of the block and a processor to perform other functions of the block.
  • a processor e.g., one or more programmed microprocessors and associated circuitry
  • Each block of the embodiments may be physically separated into two or more interacting and discrete blocks without departing from the scope of the disclosure.
  • the blocks of the embodiments may be physically combined into more complex blocks without departing from the scope of the disclosure.
  • Embodiments herein provide a method for reducing power dissipation in a Static Random Access Memory (SRAM) device.
  • the proposed method includes receiving, by an address decoder, an address and an internal clock signal (CLK_INT) for generating a Word-Line (WL) enable signal.
  • the internal clock signal (CLK_INT) is generated by an internal clock generator during a read operation.
  • the method may include transmitting, by a WL driver, the WL enable signal to at least one SRAM Bit-Cell.
  • the WL enable signal may enable at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell.
  • the method may include generating, by a tracking circuit, a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal (CLK_INT) based on the at least one WL selecting the at least one BL.
  • SAE Sense Amplifier Enable
  • CLK_INT internal clock signal
  • the proposed method includes determining, by the tracking circuit, whether the at least one SRAM bit-cell discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier to perform the read operation.
  • the method may include optimizing, by the WL driver, the power discharged from the at least one BL by controlling a WL voltage (VDDWL) power supply switch of the WL driver using the SAE signal and/or by adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit.
  • VDDWL WL voltage
  • FIGS. 3 through 5 various embodiments of the inventive concept will be discussed.
  • FIG. 3 is a block diagram illustrating an apparatus 300 having various hardware components to perform the read operation, according to embodiments as disclosed herein.
  • the apparatus 300 may be present in the SRAM device 100 .
  • the apparatus 300 may be a SRAM device.
  • the apparatus 300 may include an internal clock generator 302 , an address decoder 304 , a Word-Line (WL) driver 306 , a SRAM Bit-Cell 308 , a tracking circuit 310 , a sense amplifier 312 , a VDDWL power supply switch 314 , and/or a NMOS circuit 316 .
  • WL Word-Line
  • the internal clock generator 302 generates an internal clock for the address decoder 304 .
  • the internal clock is generated on receiving an external clock (CLK) signal and a Chip Selection Signal (CSN) from external devices (not shown) connected to the apparatus 300 .
  • CLK external clock
  • CSN Chip Selection Signal
  • the address decoder 304 receives the internal clock signal from the internal clock generator 302 and receives an address during a read operation to decode the address. After decoding the address, the address decoder 304 generates a WL enable signal.
  • the WL driver 306 transmits the WL enable signal to the SRAM Bit-Cell 308 .
  • the SRAM Bit-Cell 308 includes WLs respectively connected to cells for storage of data and BLs perpendicular to the WLs.
  • the WL enable signal enables a WL in the SRAM Bit-Cell 308 to select a BL in the SRAM Bit-Cell 308 to perform the read operation.
  • the tracking circuit 310 automatically generates a SAE signal and/or a RESET signal using the internal clock signal from the internal clock generator 302 .
  • the SAE signal enables the sense amplifier 312 to perform the read operation by reading data of an array of the SRAM Bit-Cell 308 .
  • the SRAM Bit-Cell 308 discharges power from the BL selected by the WL and the BLs which have not been selected by the WL. Therefore, current flows through the apparatus 300 .
  • the tracking circuit 310 determines whether the current flow (i.e., power discharge from the BL) in the apparatus 300 exceeds a pre-defined voltage level required for the sense amplifier 312 to perform the read operation.
  • the tracking circuit 310 may include or may be coupled with an inverter circuit configured to modify the polarity of the SAE signal.
  • the inverter circuit may invert the SAE signal.
  • the WL driver 306 optimizes power discharge from the BL by controlling the VDDWL power supply switch 314 of the WL driver 306 using the SAE signal and adjusting a pulse width/duration of the WL to pull down the WL using a NMOS circuit 316 .
  • VDDWL power supply switch 314 of the WL driver 306 is adjusted to provide either low power or cut-off the power which is required for the sense amplifier 312 to perform the read operation.
  • NMOS circuit 316 pulls down the WL by grounding (GND) the source of the NMOS circuit 316 and gate of the NMOS circuit 316 at the WL voltage (VDDWL).
  • the method and apparatus described herein controls the VDDWL power supply switch 314 and the pulse width/duration of the WL used during the read operation without disabling the WL and again enabling the WL within duration of time.
  • the current flow in the apparatus is effectively reduced without time constraint.
  • FIG. 4 is a timing diagram illustrating the BL discharge waveform during the read operation, according to embodiments as disclosed herein.
  • the WL in the SRAM Bit-Cell 308 is pulled down using the NMOS circuit 316 (as mentioned in FIG. 3 ) such that when the WL in the SRAM Bit-Cell 308 selects the BL in the SRAM Bit-Cell 308 , the tracking circuit 310 generates the SAE signal to enable the sense amplifier 312 to read the data of the array of the SRAM Bit-Cell 308 .
  • the SRAM Bit-Cell 308 discharges a lower power from the BL in SRAM Bit-Cell 308 selected by the WL.
  • the lower power discharge from the BLs in the SRAM Bit-Cell 308 which have been not selected by the WL arises due to the pull down of the WL. Therefore, the current flowing through the SRAM Bit-Cell 308 is reduced.
  • FIG. 5 is a flow diagram 500 illustrating a method to optimize power discharge from the BL, according to embodiments as disclosed herein.
  • the method includes receiving the address and the internal clock signal for generating a Word-Line (WL) enable signal.
  • the internal clock signal is generated by an internal clock generator during a read operation.
  • the method allows the address decoder 304 to receive the address and the internal clock signal for generating a Word-Line (WL) enable signal.
  • the internal clock signal is generated by the internal clock signal generator 302 during a read operation.
  • the method includes transmitting the WL enable signal to at least one SRAM Bit-Cell 308 , and the WL enable signal enables at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell 308 .
  • the WL driver 306 transmits the WL enable signal to the at least one SRAM Bit-Cell 308 .
  • the WL enable signal may enable at least one WL to select at least one BL in the at least one SRAM Bit-Cell 308 .
  • the method includes generating a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal based on the at least one WL selecting the at least one BL.
  • the SAE signal may enable Sense Amplifier 312 to perform the read operation by reading data from at least one array of the at least one SRAM Bit-Cell 308 .
  • the tracking circuit 310 generates the SAE signal and the RESET signal using the internal clock signal when the at least one WL selects the at least one BL.
  • the SAE signal enables the at least one sense amplifier 312 to perform the read operation by reading the data of the at least one array of the at least one SRAM Bit-Cell 308 .
  • the method includes determining whether the at least one SRAM Bit-Cell 308 discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier 312 to perform the read operation.
  • the tracking circuit 310 determines whether the at least one SRAM Bit-Cell 308 discharges power from the at least one BL exceeding a pre-defined voltage level that may be required for the at least one sense amplifier 312 to perform the read operation.
  • the method includes reducing and/or optimizing the power discharged from the at least one BL by controlling a WL voltage (VDDWL) power supply switch 314 of the WL driver 306 using the SAE signal and/or adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit 316 .
  • VDDWL WL voltage
  • the WL voltage falls. This may reduce the pulse width of the at least one WL, reducing and/or optimizing the amount of power discharge from the BL.
  • the WL driver 306 may optimize or reduce the power from the at least one BL by controlling a WL voltage (VDDWL) power supply switch 314 of the WL driver 306 using the SAE signal and/or by adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit 316 .
  • VDDWL WL voltage
  • the embodiments described herein may directly control the pulse width of the WL based on power dissipation in the SRAM device and may not completely disable the WL during a particular period of time and then enable the WL during a next read cycle. Thus, the power dissipation is reduced effectively without time constraint.
  • the embodiments disclosed herein can be implemented using at least one software program running on at least one hardware device and/or processor and performing network functions to dynamically control the elements.
  • the elements shown in FIG. 1 through FIG. 5 include blocks which can be at least one of a hardware device, software module, or a combination of hardware device and software module.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)

Abstract

Embodiments herein provide a method for reducing power dissipation in a Static Random Access Memory (SRAM) device. The method includes determining, by the tracking circuit, whether at least one SRAM Bit-Cell discharges power from at least one BL exceeding a pre-defined voltage level required for a sense amplifier to perform a read operation. Furthermore, the method includes reducing, by the WL driver, the power discharged from the at least one BL by controlling a WL voltage power supply switch of the WL driver using a SAE signal and adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit when the at least one SRAM Bit-Cell discharges the power from the at least one BL exceeding the pre-defined voltage level.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application claims priority from Indian Patent Application No. 201741040881, filed on Nov. 15, 2017 and No. 201741040881, filed on Nov. 12, 2018, in the Indian Intellectual Property Office, and all the benefits accruing therefrom under 35 U.S.C. 119, the entire contents of which are hereby incorporated herein by reference.
BACKGROUND
The present disclosure relates to the field of semiconductor memory, and more particularly to methods and apparatuses for reducing power dissipation in a Static Random Access Memory (SRAM) device.
Referring to FIG. 1, a Static Random Access Memory (SRAM) device 100 is depicted. During a read operation, the SRAM device 100 is provided with an address decoder 104 for receiving an address and an internal clock signal (CLK_INT) generated by an internal clock generator 102. The internal clock generator 102 generates the internal clock signal using an external clock (CLK) and a Chip Selection Signal (CSN). The address decoder 104 decodes the address and generates a Word-Line (WL) signal to enable a WL. A WL driver 106 receives the WL signal from the address decoder 104 and transmits the WL signal to a SRAM Bit-Cell 108 which the WL signal enables the WL to select a Bit-Line (BL) in the SRAM Bit-Cell 108. The WL driver 106 is driven by a WL voltage (VDDWL) power supply switch 114. The WL voltage (VDDWL) power switch 114 is derived from the Chip Selection Signal (CSN) and a cell voltage supply (VDDCE).
Further, a tracking circuit 110 generates a Sense Amplifier Enable (SAE) signal and RESET signal using the internal clock signal generated by the internal clock generator 102. The tracking circuit 100 generates the SAE signal and RESET signal when WL selects the BL in the SRAM Bit-Cell 108. The SAE signal enables a Sense Amplifier 112 to perform a read operation by reading a data array of the SRAM Bit-Cell 108.
Referring to FIG. 2, during the read operation in the SRAM device 100, the WL selects at least one BL in the SRAM Bit-Cell 108. The tracking circuit 110 generates the SAE signal to enable the sense amplifier 112 to read the data of the array of the SRAM Bit-Cell 108, as mentioned in FIG. 1. When the sense amplifier 112 reads the data of the array of the SRAM Bit-Cell 108, the SRAM Bit-Cell 108 discharges power stored in the at least one selected BL and the power stored in the BLs which are unselected by the WL. The power discharging of the BLs is common during the read operation unless the power discharging of BLs exceeds a pre-defined voltage level required for the sense amplifier 112 to perform the read operation. As the power levels of the BLs are discharged, the current flow in the SRAM Bit-Cell 108 increases.
The power discharging of BLs may exceed a pre-defined voltage due to reasons such as: (i) When there is no change of state of the WL signal caused by a next read cycle and the WL is maintained in enabled state to make the current to flow through the SRAM Bit-Cell 108. (ii) Gate capacitance of a FINFET device (not shown) is more than a gate capacitance of a MOSFET device (not shown) in the SRAM device 100 such that a greater capacitance has to be charged/discharged.
In conventional methods and systems, the power discharging of the SRAM Bit-Cell 108 is reduced by disabling the WL completely for a short period of time using the address decoder 104 and the WL is again enabled during the next read cycle. However, disabling/enabling the WL for a particular period of time is time consuming during the read operation.
SUMMARY
An object of the embodiments herein is to provide methods and apparatus for reducing power dissipation in a Static Random Access Memory (SRAM) device.
Another object of the embodiments herein is to determine whether the discharge of power from a Bit-Line (BL) in a SRAM Bit-Cell exceeds a pre-defined voltage level required for a sense amplifier to perform a read operation.
Another object of the embodiments herein is to improve the power discharged from the BL by controlling the Word-Line Voltage (VDDWL) power supply switch of the WL driver using a Sense Amplifier Enable (SAE) signal and/or by adjusting a pulse width of a Word-Line (WL) to pull down the WL using a N-type Metal-Oxide Semiconductor (NMOS) circuit when the power from the Bit-Line (BL) in the SRAM Bit-Cell exceeds the pre-defined voltage level.
Accordingly, embodiments herein provide a method for reducing power dissipation in a Static Random Access Memory (SRAM) device. The method includes receiving, by an address decoder, an address and an internal clock signal (CLK_INT) for generating a Word-Line (WL) enable signal. The internal clock signal (CLK_INT) may be generated by an internal clock generator during a read operation. Further, the method includes transmitting, by a WL driver, the WL enable signal to at least one SRAM Bit-Cell. The WL enable signal enables at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell. Further, the method includes generating, by a tracking circuit, a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal (CLK_INT) based on the at least one WL selecting the at least one BL. The SAE signal enables at least one sense amplifier to perform the read operation by reading data of at least one array of the at least one SRAM Bit-Cell. Further, the method may include determining, by the tracking circuit, whether the at least one SRAM bit-cell discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier to perform the read operation. Furthermore, the method includes reducing, by the WL driver, the power discharged from the at least one BL by controlling a WL voltage (VDDWL) power supply switch of the WL driver using the SAE signal and adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit.
In some embodiments, the power discharged from the at least one BL is optimized when the at least one SRAM Bit-Cell discharges the power from the at least one BL exceeding the pre-defined voltage level.
Accordingly, embodiments herein provide an apparatus for reducing power dissipation in a Static Random Access Memory (SRAM). The apparatus includes an address decoder configured to receive an address and an internal clock signal (CLK_INT) for generating a Word-Line (WL) enable signal. The internal clock signal (CLK_INT) may be generated by an internal clock generator during a read operation. Further, the apparatus includes a Word-Line (WL) driver configured to transmit the WL enable signal to at least one SRAM Bit-Cell. The WL enable signal enables at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell. Further, the apparatus includes a tracking circuit configured to generate a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal (CLK_INT) based on the at least one WL selecting the at least one BL. The SAE signal enables at least one sense amplifier to perform the read operation by reading data of at least one array of the at least one SRAM Bit-Cell and determine whether the at least one SRAM bit-cell discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier to perform the read operation. Furthermore, the apparatus includes the WL driver further configured to optimize the power from the at least one BL by controlling a WL voltage (VDDWL) power supply switch of the WL driver using the SAE signal and adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit.
Accordingly, embodiments herein provide a Static Random Access Memory (SRAM) device for optimizing read power. The SRAM device includes an internal clock generator configured to generate an internal clock signal (CLK_INT) from an external clock (CLK) and a chip enable signal (CSN). The SRAM device may include an address decoder configured to generate a Word-Line (WL) enable signal from an address and the internal clock signal (CLK_INT). The SRAM device may include a tracking circuit configured to generate a sense amplifier enable (SAE) signal and a RESET signal from the internal clock signal (CLK_INT). Furthermore, the SRAM device includes a WL voltage (VDDWL) power supply switch of a WL driver configured to vary a pulse width of the at least one WL during a read operation.
These and other aspects of the embodiments herein will be better appreciated and understood when considered in conjunction with the following description and the accompanying drawings. It should be understood, however, that the following descriptions, while indicating example embodiments and numerous specific details thereof, are given by way of illustration and not of limitation. Many changes and modifications may be made within the scope of the embodiments herein without departing from the spirit thereof, and the embodiments herein include all such modifications.
BRIEF DESCRIPTION OF FIGURES
This method is illustrated in the accompanying drawings, throughout which like reference letters indicate corresponding parts in the various figures. The embodiments herein will be better understood from the following description with reference to the drawings, in which:
FIG. 1 is a block diagram illustrating various hardware components of a SRAM device performing a read operation;
FIG. 2 is a timing diagram illustrating a BL discharge waveform during the read operation;
FIG. 3 is a block diagram illustrating an apparatus having various hardware components to perform the read operation, according to embodiments of the present inventive concept;
FIG. 4 is a timing diagram illustrating the BL discharge waveform during the read operation, according to embodiments of the present inventive concept; and
FIG. 5 is a flow diagram illustrating a method to optimize power discharge from the BL, according to embodiments of the present inventive concept.
 DETAILED DESCRIPTION
It is noted that aspects of the inventive concept described with respect to one embodiment, may be incorporated in a different embodiment although not specifically described relative thereto. That is, all embodiments and/or features of any embodiment can be combined in any way and/or combination. These and other objects and/or aspects of the present inventive concept are explained in detail in the specification set forth below. As used herein, the term “and/or” includes any and all combinations of one or more of the associated listed items.
The embodiments herein and the various features and advantageous details thereof are explained more fully with reference to the non-limiting embodiments that are illustrated in the accompanying drawings and detailed in the following description. Descriptions of well-known components and processing techniques are omitted so as to not unnecessarily obscure the embodiments herein. Also, the various embodiments described herein are not necessarily mutually exclusive, as some embodiments can be combined with one or more other embodiments to form new embodiments. The term “or” as used herein, refers to a non-exclusive or, unless otherwise indicated. The examples used herein are intended merely to facilitate an understanding of ways in which the embodiments herein can be practiced and to further enable those skilled in the art to practice the embodiments herein. Accordingly, the examples should not be construed as limiting the scope of the embodiments herein.
Embodiments herein may be described and illustrated in terms of blocks which carry out a described function or functions. These blocks, which may be referred to herein as units or modules or the like, are physically implemented by analog and/or digital circuits such as logic gates, integrated circuits, microprocessors, microcontrollers, memory circuits, passive electronic components, active electronic components, optical components, hardwired circuits and the like, and may optionally be driven by firmware and/or software. The circuits may, for example, be embodied in one or more semiconductor chips, or on substrate supports such as printed circuit boards and the like. The circuits constituting a block may be implemented by dedicated hardware, or by a processor (e.g., one or more programmed microprocessors and associated circuitry), or by a combination of dedicated hardware to perform some functions of the block and a processor to perform other functions of the block. Each block of the embodiments may be physically separated into two or more interacting and discrete blocks without departing from the scope of the disclosure. Likewise, the blocks of the embodiments may be physically combined into more complex blocks without departing from the scope of the disclosure.
Embodiments herein provide a method for reducing power dissipation in a Static Random Access Memory (SRAM) device. The proposed method includes receiving, by an address decoder, an address and an internal clock signal (CLK_INT) for generating a Word-Line (WL) enable signal. The internal clock signal (CLK_INT) is generated by an internal clock generator during a read operation. The method may include transmitting, by a WL driver, the WL enable signal to at least one SRAM Bit-Cell. The WL enable signal may enable at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell. The method may include generating, by a tracking circuit, a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal (CLK_INT) based on the at least one WL selecting the at least one BL. The SAE signal enables at least one sense amplifier to perform the read operation by reading data of at least one array of the at least one SRAM Bit-Cell. Further, the proposed method includes determining, by the tracking circuit, whether the at least one SRAM bit-cell discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier to perform the read operation. Furthermore, the method may include optimizing, by the WL driver, the power discharged from the at least one BL by controlling a WL voltage (VDDWL) power supply switch of the WL driver using the SAE signal and/or by adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit.
Referring now to the drawings, and more particularly to FIGS. 3 through 5, various embodiments of the inventive concept will be discussed.
FIG. 3 is a block diagram illustrating an apparatus 300 having various hardware components to perform the read operation, according to embodiments as disclosed herein. In some embodiments, the apparatus 300 may be present in the SRAM device 100. In some embodiments, the apparatus 300 may be a SRAM device. The apparatus 300 may include an internal clock generator 302, an address decoder 304, a Word-Line (WL) driver 306, a SRAM Bit-Cell 308, a tracking circuit 310, a sense amplifier 312, a VDDWL power supply switch 314, and/or a NMOS circuit 316.
The internal clock generator 302 generates an internal clock for the address decoder 304. The internal clock is generated on receiving an external clock (CLK) signal and a Chip Selection Signal (CSN) from external devices (not shown) connected to the apparatus 300. The address decoder 304 receives the internal clock signal from the internal clock generator 302 and receives an address during a read operation to decode the address. After decoding the address, the address decoder 304 generates a WL enable signal.
The WL driver 306 transmits the WL enable signal to the SRAM Bit-Cell 308. The SRAM Bit-Cell 308 includes WLs respectively connected to cells for storage of data and BLs perpendicular to the WLs. The WL enable signal enables a WL in the SRAM Bit-Cell 308 to select a BL in the SRAM Bit-Cell 308 to perform the read operation. When the WL selects the BL in the SRAM Bit-Cell 308, the tracking circuit 310 automatically generates a SAE signal and/or a RESET signal using the internal clock signal from the internal clock generator 302. The SAE signal enables the sense amplifier 312 to perform the read operation by reading data of an array of the SRAM Bit-Cell 308. During the read operation, the SRAM Bit-Cell 308 discharges power from the BL selected by the WL and the BLs which have not been selected by the WL. Therefore, current flows through the apparatus 300.
The tracking circuit 310 determines whether the current flow (i.e., power discharge from the BL) in the apparatus 300 exceeds a pre-defined voltage level required for the sense amplifier 312 to perform the read operation. In some embodiments, the tracking circuit 310 may include or may be coupled with an inverter circuit configured to modify the polarity of the SAE signal. For example, the inverter circuit may invert the SAE signal. When the current flow in the apparatus 300 exceeds a pre-defined voltage level, then the WL driver 306 optimizes power discharge from the BL by controlling the VDDWL power supply switch 314 of the WL driver 306 using the SAE signal and adjusting a pulse width/duration of the WL to pull down the WL using a NMOS circuit 316. The VDDWL power supply switch 314 of the WL driver 306 is adjusted to provide either low power or cut-off the power which is required for the sense amplifier 312 to perform the read operation. NMOS circuit 316 pulls down the WL by grounding (GND) the source of the NMOS circuit 316 and gate of the NMOS circuit 316 at the WL voltage (VDDWL).
Unlike conventional methods and systems, the method and apparatus described herein controls the VDDWL power supply switch 314 and the pulse width/duration of the WL used during the read operation without disabling the WL and again enabling the WL within duration of time. Thus, the current flow in the apparatus is effectively reduced without time constraint.
FIG. 4 is a timing diagram illustrating the BL discharge waveform during the read operation, according to embodiments as disclosed herein. The WL in the SRAM Bit-Cell 308 is pulled down using the NMOS circuit 316 (as mentioned in FIG. 3) such that when the WL in the SRAM Bit-Cell 308 selects the BL in the SRAM Bit-Cell 308, the tracking circuit 310 generates the SAE signal to enable the sense amplifier 312 to read the data of the array of the SRAM Bit-Cell 308. When the sense amplifier 312 reads the data of the array of the SRAM Bit-Cell 308, the SRAM Bit-Cell 308 discharges a lower power from the BL in SRAM Bit-Cell 308 selected by the WL. The lower power discharge from the BLs in the SRAM Bit-Cell 308 which have been not selected by the WL arises due to the pull down of the WL. Therefore, the current flowing through the SRAM Bit-Cell 308 is reduced.
FIG. 5 is a flow diagram 500 illustrating a method to optimize power discharge from the BL, according to embodiments as disclosed herein. At step 502, the method includes receiving the address and the internal clock signal for generating a Word-Line (WL) enable signal. The internal clock signal is generated by an internal clock generator during a read operation. In some embodiments, the method allows the address decoder 304 to receive the address and the internal clock signal for generating a Word-Line (WL) enable signal. The internal clock signal is generated by the internal clock signal generator 302 during a read operation.
At step 504, the method includes transmitting the WL enable signal to at least one SRAM Bit-Cell 308, and the WL enable signal enables at least one WL to select at least one Bit-Line (BL) in the at least one SRAM Bit-Cell 308. In some embodiments, the WL driver 306 transmits the WL enable signal to the at least one SRAM Bit-Cell 308. The WL enable signal may enable at least one WL to select at least one BL in the at least one SRAM Bit-Cell 308.
At step 506, the method includes generating a Sense Amplifier Enable (SAE) signal and a RESET signal using the internal clock signal based on the at least one WL selecting the at least one BL. The SAE signal may enable Sense Amplifier 312 to perform the read operation by reading data from at least one array of the at least one SRAM Bit-Cell 308. In some embodiments, the tracking circuit 310 generates the SAE signal and the RESET signal using the internal clock signal when the at least one WL selects the at least one BL. The SAE signal enables the at least one sense amplifier 312 to perform the read operation by reading the data of the at least one array of the at least one SRAM Bit-Cell 308.
At step 508, the method includes determining whether the at least one SRAM Bit-Cell 308 discharges power from the at least one BL exceeding a pre-defined voltage level required for the at least one sense amplifier 312 to perform the read operation. In some embodiments, the tracking circuit 310 determines whether the at least one SRAM Bit-Cell 308 discharges power from the at least one BL exceeding a pre-defined voltage level that may be required for the at least one sense amplifier 312 to perform the read operation.
At step 510, the method includes reducing and/or optimizing the power discharged from the at least one BL by controlling a WL voltage (VDDWL) power supply switch 314 of the WL driver 306 using the SAE signal and/or adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit 316. When the SAE signal is raised to high level, the WL voltage falls. This may reduce the pulse width of the at least one WL, reducing and/or optimizing the amount of power discharge from the BL. In some embodiments, the WL driver 306 may optimize or reduce the power from the at least one BL by controlling a WL voltage (VDDWL) power supply switch 314 of the WL driver 306 using the SAE signal and/or by adjusting a pulse width of the at least one WL to pull down the at least one WL using a NMOS circuit 316.
Unlike conventional methods and systems, the embodiments described herein may directly control the pulse width of the WL based on power dissipation in the SRAM device and may not completely disable the WL during a particular period of time and then enable the WL during a next read cycle. Thus, the power dissipation is reduced effectively without time constraint.
The embodiments disclosed herein can be implemented using at least one software program running on at least one hardware device and/or processor and performing network functions to dynamically control the elements. The elements shown in FIG. 1 through FIG. 5 include blocks which can be at least one of a hardware device, software module, or a combination of hardware device and software module.
The foregoing description of the specific embodiments will so reveal the general nature of the embodiments herein that others can, by applying current knowledge, readily modify and/or adapt for various applications such specific embodiments without departing from the generic concept, and, therefore, such adaptations and modifications should and are intended to be comprehended within the meaning and range of equivalents of the disclosed embodiments. It is to be understood that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Therefore, while the embodiments herein have been described in terms of preferred embodiments, those skilled in the art will recognize that the embodiments herein can be practiced with modification within the spirit and scope of the embodiments as described herein.

Claims (20)

What is claimed is:
1. A method for reducing power dissipation in a Static Random Access Memory (SRAM) device, the method comprising:
receiving, by an address decoder, an address and an internal clock signal;
transmitting, by a WL driver, a WL enable signal to at least one SRAM bit-cell, wherein the WL enable signal enables at least one WL to select at least one bit-line (BL) in the at least one SRAM bit-cell;
generating, by a tracking circuit, a Sense Amplifier Enable (SAE) signal and a reset signal using the internal clock signal, wherein the SAE signal causes a sense amplifier to perform a read operation by reading data from the at least one SRAM bit-cell;
determining, by the tracking circuit, whether the at least one SRAM bit-cell discharges power from the at least one BL that exceeds a pre-defined voltage level needed for the sense amplifier to perform the read operation; and
controlling, by the WL driver, the power discharged from the at least one BL based on a WL voltage power supply switch of the WL driver using the SAE signal and adjusting a pulse width of the at least one WL to pull down the at least one WL.
2. The method of claim 1, wherein a first power discharged from the at least one BL when using the SAE signal and adjusting the pulse width is less than a second power discharged from the at least one BL when not using the SAE signal and not adjusting the pulse width.
3. The method of claim 1, wherein the power discharged from the at least one BL is adjusted when the at least one SRAM bit-cell discharges the power from the at least one BL exceeding the pre-defined voltage level.
4. The method of claim 1, wherein the at least one WL with the pulse width that has been adjusted is applied to an NMOS circuit.
5. The method of claim 4, wherein the at least one WL with the pulse width that has been adjusted is applied to a drain of the NMOS circuit.
6. The method of claim 4, wherein the NMOS circuit pulls down the WL by grounding a source and a gate of the NMOS circuit.
7. The method of claim 1,
wherein the internal clock signal is generated by an internal clock generator during the read operation, and
wherein the Word-Line (WL) enable signal is generated based on the address and the internal clock signal.
8. The method of claim 1, wherein the read operation is performed by reading data from at least one array of the at least one SRAM bit-cell.
9. An apparatus for reducing power dissipation in a Static Random Access Memory (SRAM) device, the apparatus comprising:
an address decoder configured to receive an address and an internal clock signal, wherein a Word-Line (WL) enable signal is generated based on the address and the internal clock signal, wherein a WL driver is configured to transmit the WL enable signal to at least one SRAM bit-cell, and wherein the WL enable signal causes at least one WL to select at least one bit-line (BL) in the at least one SRAM bit-cell; and
a tracking circuit configured to perform operations comprising:
generating a Sense Amplifier Enable (SAE) signal and a reset signal using the internal clock signal based on the at least one BL that was selected, wherein the SAE signal causes a sense amplifier to perform a read operation by reading data from the at least one SRAM bit-cell;
determining whether the at least one SRAM bit-cell discharges power from the at least one BL exceeding a pre-defined voltage level needed for the sense amplifier to perform the read operation,
wherein the WL driver is further configured to control the power discharged from the at least one BL by controlling a WL voltage power supply switch of the WL driver using the SAE signal and by adjusting a pulse width of the at least one WL to pull down the at least one WL.
10. The apparatus of claim 9, wherein a first power discharged from the at least one BL when using the SAE signal and adjusting the pulse width is less than a second power discharged from the at least one BL when not using the SAE signal and not adjusting the pulse width.
11. The apparatus of claim 10, wherein the WL driver applies the at least one WL with the pulse width that has been adjusted to an NMOS circuit.
12. The apparatus of claim 11, wherein the WL driver applies the at least one WL with the pulse width that has been adjusted to a drain of the NMOS circuit.
13. The apparatus of claim 11, wherein the NMOS circuit is configured to pull down the WL by grounding a source and a gate of the NMOS circuit.
14. The apparatus of claim 10, wherein the power discharged from the at least one BL is adjusted in response to the at least one SRAM bit-cell discharging the power from the at least one BL exceeding the pre-defined voltage level.
15. The apparatus of claim 10, further comprising:
an internal clock generator configured to generate the internal clock signal during the read operation.
16. The apparatus of claim 10, wherein the read operation is performed by reading data from at least one array of the at least one SRAM bit-cell.
17. A Static Random Access Memory (SRAM) device for reducing read power, the SRAM device comprising:
an internal clock generator configured to generate an internal clock signal based on an external clock (CLK) and a chip enable signal (CSN);
an address decoder configured to generate a Word-Line (WL) enable signal from an address and the internal clock signal;
a tracking circuit configured to generate a sense amplifier enable (SAE) signal and a reset signal based on the internal clock signal; and
a WL driver comprising a WL voltage power supply switch,
wherein the WL driver is configured to vary a pulse width of at least one WL during a read operation.
18. The SRAM device of claim 17, further comprising:
an NMOS circuit that is configured to pull down the at least one WL.
19. The SRAM device of claim 17,
wherein a first power is discharged during the read operation responsive to the pulse width being varied or a second power is discharged during the read operation responsive to the pulse width not being varied, and
wherein the first power is less than the second power.
20. The SRAM device of claim 19,
wherein the read operation is performed by reading data from an SRAM bit-cell of the SRAM device, and
wherein the first power or the second power is associated with a Word-Line (WL) that is used to select the SRAM bit-cell of the SRAM device.
US16/190,278 2017-11-15 2018-11-14 Methods and apparatuses to reduce power dissipation in a static random access memory (SRAM) device Active US10522218B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IN201741040881 2017-11-15
IN201741040881 2017-11-15

Publications (2)

Publication Number Publication Date
US20190147943A1 US20190147943A1 (en) 2019-05-16
US10522218B2 true US10522218B2 (en) 2019-12-31

Family

ID=66433796

Family Applications (1)

Application Number Title Priority Date Filing Date
US16/190,278 Active US10522218B2 (en) 2017-11-15 2018-11-14 Methods and apparatuses to reduce power dissipation in a static random access memory (SRAM) device

Country Status (2)

Country Link
US (1) US10522218B2 (en)
CN (1) CN109785883B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6512718B2 (en) 2000-12-13 2003-01-28 Hynix Semiconductor Inc. Circuit for controlling wordline in SRAM
US20130077387A1 (en) 2011-09-22 2013-03-28 Renesas Electronics Corporation Semiconductor device
US9728250B2 (en) * 2015-10-19 2017-08-08 M31 Technology Corporation Memory write tracking device and method
US10056133B2 (en) * 2016-09-06 2018-08-21 Kabushiki Kaisha Toshiba Semiconductor memory device

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7505345B2 (en) * 2006-11-03 2009-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Circuit and method for an SRAM with two phase word line pulse
US7882407B2 (en) * 2007-12-17 2011-02-01 Qualcomm Incorporated Adapting word line pulse widths in memory systems
KR101716714B1 (en) * 2010-04-01 2017-03-16 삼성전자주식회사 Semiconductor memory device synchronized to clock signal
US8331132B2 (en) * 2010-08-03 2012-12-11 Taiwan Semiconductor Manufacturing Company, Ltd. Adaptive write bit line and word line adjusting mechanism for memory
US8687437B2 (en) * 2010-11-30 2014-04-01 Taiwan Semiconductor Manufacturing Company, Ltd. Write assist circuitry
US8976614B2 (en) * 2011-02-11 2015-03-10 Taiwan Semiconductor Manufacturing Company, Ltd. Tracking scheme for memory
US8958237B1 (en) * 2013-11-13 2015-02-17 Taiwan Semiconductor Manufacturing Company Limited Static random access memory timing tracking circuit
KR101616262B1 (en) * 2014-04-09 2016-04-28 (주)에이디테크놀로지 Circuit and Method for Generating Sense Amp Enable Signal for Static RAM, and Static RAM Comprising the same Circuit
CN106057229B (en) * 2016-07-25 2019-09-03 西安紫光国芯半导体有限公司 It is a kind of to inhibit word line driver and the memory using the driver

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6512718B2 (en) 2000-12-13 2003-01-28 Hynix Semiconductor Inc. Circuit for controlling wordline in SRAM
US20130077387A1 (en) 2011-09-22 2013-03-28 Renesas Electronics Corporation Semiconductor device
US9728250B2 (en) * 2015-10-19 2017-08-08 M31 Technology Corporation Memory write tracking device and method
US10056133B2 (en) * 2016-09-06 2018-08-21 Kabushiki Kaisha Toshiba Semiconductor memory device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Majumdar et al. "Low Power Single Bitline 6T SRAM Cell With High Read Stability" 2011 International conference on Recent Trends in Information Systems 169-174 (2011).
Prakash et al. "Dynamic Power Reduction in SRAM" International Journal of Engineering Research and Applications (IJERA) 2(5):1781-1784 (2012).

Also Published As

Publication number Publication date
CN109785883B (en) 2024-05-24
CN109785883A (en) 2019-05-21
US20190147943A1 (en) 2019-05-16

Similar Documents

Publication Publication Date Title
CN110648700B (en) Self-timing circuit and corresponding self-timing method
US9001572B2 (en) System on chip including dual power rail and voltage supply method thereof
KR102612418B1 (en) Semiconductor device
EP2387786B1 (en) Dynamic leakage control for memory arrays
US20160372193A1 (en) Integrated setback read with reduced snapback disturb
US8467257B1 (en) Circuit and method for generating a sense amplifier enable signal based on a voltage level of a tracking bitline
CN107533864B (en) Phase change memory current
US9460778B2 (en) Static random access memory with bitline boost
US7561488B2 (en) Wordline driving circuit and method for semiconductor memory
US8982657B2 (en) Semiconductor device having line self-boosting scheme
US20190325977A1 (en) Method for programming a memory circuit with a verification process
US8050133B2 (en) Word line driver, method for driving the word line driver, and semiconductor memory device having the word line driver
KR20120087626A (en) Semiconductor memory device
US20110013444A1 (en) Low leakage rom architecure
CN107305780B (en) Circuit for generating sense amplifier enable signal with variable timing
JP2015204128A (en) memory timing circuit
US9589610B1 (en) Memory circuit including pre-charging unit, sensing unit, and sink unit and method for operating same
US10522218B2 (en) Methods and apparatuses to reduce power dissipation in a static random access memory (SRAM) device
US7149131B2 (en) Semiconductor memory device and internal voltage generating method thereof
KR101212746B1 (en) Phase Change Memory Device Capable of Reducing Stand-By Current
US8531895B2 (en) Current control circuit
JP6444803B2 (en) Write voltage generation circuit and memory device
US9165674B1 (en) Semiconductor devices and semiconductor systems
US8400856B2 (en) Memory device with data prediction based access time acceleration
KR100408687B1 (en) Word line driving circuit

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RANA, PARVINDER KUMAR;PULLURU, LAVA KUMAR;SHUVADEEP KUMAR;AND OTHERS;REEL/FRAME:047495/0913

Effective date: 20181105

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

STPP Information on status: patent application and granting procedure in general

Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT RECEIVED

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4