US10466763B2 - Dynamic voltage-frequency scaling to limit power transients - Google Patents
Dynamic voltage-frequency scaling to limit power transients Download PDFInfo
- Publication number
- US10466763B2 US10466763B2 US14/094,221 US201314094221A US10466763B2 US 10466763 B2 US10466763 B2 US 10466763B2 US 201314094221 A US201314094221 A US 201314094221A US 10466763 B2 US10466763 B2 US 10466763B2
- Authority
- US
- United States
- Prior art keywords
- voltage
- supply voltage
- load
- clock
- supply
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 230000001052 transient Effects 0.000 title description 22
- 230000001105 regulatory Effects 0.000 claims description 15
- 230000004044 response Effects 0.000 abstract description 13
- 230000003247 decreasing Effects 0.000 abstract description 11
- 230000000670 limiting Effects 0.000 description 5
- 238000000034 methods Methods 0.000 description 5
- 230000002829 reduced Effects 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 280000158185 Electronic Design companies 0.000 description 2
- 230000000875 corresponding Effects 0.000 description 2
- 241000212893 Chelon labrosus Species 0.000 description 1
- 280000304537 Other Logic companies 0.000 description 1
- 230000001413 cellular Effects 0.000 description 1
- 230000001010 compromised Effects 0.000 description 1
- 230000001276 controlling effects Effects 0.000 description 1
- 230000003287 optical Effects 0.000 description 1
- 230000000737 periodic Effects 0.000 description 1
- 230000002104 routine Effects 0.000 description 1
- 230000003068 static Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of power-saving mode
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y02D10/126—
-
- Y02D10/172—
Abstract
Description
An electronic device may be designed to sustain a maximum level of power dissipation over a given period of time. In many cases, the device may be rated for a continuous average power dissipation as well as a short-term, peak power dissipation. In this disclosure, the continuous average power-dissipation rating is referred to as the thermal design power (TDP), and the peak power-dissipation rating is referred to as the electronic design power (EDP). An electronic device may be damaged when TDP is exceeded for an extended period of time, or when EDP is exceeded for even a short period of time. Accordingly, components that distribute power in the device must be rated for TDP over the long term and EDP over the short term.
Due to the principle of thermal inertia, EDP may be significantly greater than TDP. In one non-limiting example, a digital processor for mobile computing may have a TDP corresponding to 4.5 amperes (A) at a given power-supply voltage, but an EDP corresponding to 9 A at the same power-supply voltage. This presents a practical disadvantage in that the power-handling components of the device—the battery, power transistors, inductor, etc.—which sink no more than 4.5 A on average, must also be configured to handle up to 9 A for periods of, perhaps, microseconds.
The inventor herein has observed that power-handling components robust enough to survive current transients at a higher EDP may significantly increase the size and cost of an electronic device rated for a lower TDP, especially in the high-speed computing arena. Accordingly, a series of approaches will now be disclosed which uses the principle of dynamic voltage-frequency scaling (DVFS) to push the EDP of an electronic device closer to TDP, and thereby reduce the degree of overdesign required for high-current transients.
This disclosure will be better understood from reading the following Detailed Description with reference to the attached drawing figures, wherein:
Aspects of this disclosure will now be described by example and with reference to the illustrated embodiments listed above. Components, process steps, and other elements that may be substantially the same in one or more embodiments are identified coordinately and described with minimal repetition. It will be noted, however, that elements identified coordinately may also differ to some degree. It will be further noted that the drawing figures included in this disclosure are schematic and generally not drawn to scale. Rather, the various drawing scales, aspect ratios, and numbers of components shown in the figures may be purposely distorted to make certain features or relationships easier to see.
Computer 16 includes CPU 28 and memory 30, and may also include various other components not shown in the drawings—e.g., a memory manager, system bus, graphics processing unit (GPU), etc. The CPU may be a modern, multi-core CPU in some embodiments. Memory 30A may include volatile and non-volatile memory for storing code and data. The memory may conform to a typical hierarchy of static and/or dynamic random-access memory (RAM), read-only memory (ROM), magnetic, and/or optical storage.
No aspect of
Continuing in
In devices operating over a narrow range of supply voltages, any difference between TDP and EDP is due to current transients. For many computing devices, current transients are due mainly to stochastic processor activity. In other words, the various processor cores of CPU 28 (or a GPU, if included) will naturally encounter instructions of varying complexity. During intervals when one or more cores are executing relatively complex instructions (e.g., floating-point instructions), a current transient may occur due to compounded leakage current in the logic gates of the affected cores. Such current transients may require power delivery that significantly exceeds TDP for periods of microseconds, in some scenarios. One such scenario is represented in the graph of
Returning now to
In the illustrated embodiment, the supply voltage VDD is used as the control voltage for voltage-controlled delay line 38. Thus, the frequency of the first control-system VCO varies monotonically (e.g., linearly, quadratically, etc.) with supply voltage. Accordingly, first control system 34 may be configured to decrease clock frequency in electronic device 10 in response to decreasing supply voltage, and to increase clock frequency in the electronic device in response to increasing supply voltage. This approach recognizes that the maximum clock frequency a modern logic system can stably support is a sensitive function of the supply voltage—viz., higher supply voltages enabling greater clock frequencies and lower supply voltages requiring lower clock frequencies for stable operation. With the VCO clock frequency tied to VDD, first control system 34 may be configured to dynamically provide the highest appropriate clock frequency to CPU 28, despite fluctuations in supply voltage.
Continuing in
Continuing in
In the embodiment of
The PMIC componentry described thus far provides supply voltage regulation and over-current protection in a manner consistent with controlling clock-phase purity. Furthermore, PMIC 48 includes additional features that leverage the DVFS control structure to reduce the magnitude of power transients in electronic device 10. By reducing the magnitude of the power transients, the EDP of the electronic device is moved closer to TDP, which reduces the level of overdesign needed to handle the power transients. This provides reduced system cost and better packing efficiency.
Continuing, now, in
In the manner described above, PMIC 48 of second control system 36 is configured to decrease the supply voltage when the current exceeds an operational threshold. In the illustrated embodiment, the operational threshold is equal to the EDP threshold divided by the target supply voltage for the device. Accordingly, the supply voltage is decreased to a point at which instantaneous power dissipation in the device is below the EDP threshold.
A typical result of this control strategy is shown in the graph of
It will be clear from the foregoing description that supply-voltage reduction is not the only mechanism of power-transient suppression offered by the above configurations. Turning back to
In view of the foregoing description, the skilled reader will note that the ability of second control system 36 to control clock lag is not compromised by its transient-suppression activity. Rather, the second control system is configured to increase the supply voltage in response to increasing clock lag over a first time domain (e.g., milliseconds and longer), but to decrease the supply voltage over a second, shorter time domain (e.g., tens of microseconds or less) when the current exceeds the operational threshold. In some embodiments, the decrease in supply voltage may be enacted less than one clock cycle after the current exceeds the operational threshold.
The configurations described above enable various methods to suppress power transients in an electronic device. Accordingly, some such methods are now described, by way of example, with continued reference to the above configurations. It will be understood, however, that the methods here described, and others fully within the scope of this disclosure, may be enabled by other configurations as well. Naturally, each execution of a method may change the entry conditions for a subsequent execution and thereby invoke a complex decision-making logic. Such logic is fully contemplated. Further, some of the process steps described and/or illustrated herein may, in some embodiments, be omitted without departing from the scope of this disclosure. Likewise, the indicated sequence of the process steps may not always be required to achieve the intended results, but is provided for ease of illustration and description. One or more of the illustrated actions, functions, or operations may be performed repeatedly, depending on the particular strategy being used.
At 88 it is determined whether the sensed current exceeds an OCP rating for the device. If the current exceeds the OCP rating, then execution of the method proceeds to 90, where the supply voltage to the device is nulled. However, if the current does not exceed the OCP rating, then the method advances to 92 and to subsequent steps, where the sensed current is compared to an operational threshold. In the embodiment illustrated in
Even while the supply voltage is being regulated to the target supply voltage, short-term excursions in supply voltage remain possible. For instance, the supply voltage may be increased in response to increasing clock lag in the device, as noted above. However, if the load-line voltage is less than the target supply voltage, then the supply voltage of the device, at 98, is regulated at the load-line voltage. In effect, the supply voltage is decreased when an amount of current drawn through the device exceeds an operational threshold. In some embodiments, the supply voltage may be decreased to a point at which instantaneous power dissipation in the device is below the EDP threshold. Execution of the method then proceeds to 100, where the clock frequency is adjusted based on the supply voltage. In particular, clock frequency of the device may be increased in response to increasing supply voltage and decreased in response to decreasing supply voltage, as describe above with respect to the function of first control system 34.
It will be understood that the configurations and/or approaches described herein are exemplary in nature, and that these specific embodiments or examples are not to be considered in a limiting sense, because numerous variations are possible. The specific routines or methods described herein may represent one or more of any number of processing strategies. As such, various acts illustrated and/or described may be performed in the sequence illustrated and/or described, in other sequences, in parallel, or omitted. Likewise, the order of the above-described processes may be changed.
The subject matter of the present disclosure includes all novel and non-obvious combinations and sub-combinations of the various processes, systems and configurations, and other features, functions, acts, and/or properties disclosed herein, as well as any and all equivalents thereof.
Claims (14)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/094,221 US10466763B2 (en) | 2013-12-02 | 2013-12-02 | Dynamic voltage-frequency scaling to limit power transients |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/094,221 US10466763B2 (en) | 2013-12-02 | 2013-12-02 | Dynamic voltage-frequency scaling to limit power transients |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150153805A1 US20150153805A1 (en) | 2015-06-04 |
US10466763B2 true US10466763B2 (en) | 2019-11-05 |
Family
ID=53265290
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/094,221 Active 2035-04-08 US10466763B2 (en) | 2013-12-02 | 2013-12-02 | Dynamic voltage-frequency scaling to limit power transients |
Country Status (1)
Country | Link |
---|---|
US (1) | US10466763B2 (en) |
Citations (109)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4958269A (en) * | 1988-07-27 | 1990-09-18 | Eaton Corporation | Current control for microprocessor motor drive |
US5130561A (en) * | 1990-08-29 | 1992-07-14 | Alcatel Network Systems, Inc. | Switching mode power supplies with controlled synchronization |
US5272649A (en) | 1990-04-11 | 1993-12-21 | Campbell Gregory A | Video method and apparatus for measuring and controlling dimensional stability |
US5275919A (en) | 1990-04-25 | 1994-01-04 | Asahi Kasei Kogyo Kabushiki Kaisha | Process for making photosensitive resin printing plate and plate-making apparatus used therefor |
US5396642A (en) * | 1992-08-14 | 1995-03-07 | Electroline Equipment Inc. | Variable frequency CATV jamming method and apparatus |
US5542240A (en) | 1995-05-12 | 1996-08-06 | Snider; Trent G. | Water craft for reducing aquatic plant infestation |
US5760636A (en) * | 1996-06-28 | 1998-06-02 | Intel Corporation | Adjusting clock frequency and voltage supplied to a processor in a computer system |
US5809097A (en) * | 1996-06-24 | 1998-09-15 | Lucent Technologies Inc. | Low jitter phase detector for phase locked loops |
US5850422A (en) * | 1995-07-21 | 1998-12-15 | Symbios, Inc. | Apparatus and method for recovering a clock signal which is embedded in an incoming data stream |
US5889529A (en) | 1996-03-22 | 1999-03-30 | Silicon Graphics, Inc. | System and method for generating and displaying complex graphic images at a constant frame rate |
US6157247A (en) | 1996-08-07 | 2000-12-05 | Motorola, Inc. | Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit |
US6272649B1 (en) | 1998-09-28 | 2001-08-07 | Apple Computer, Inc. | Method and system for ensuring cache file integrity |
US6275919B1 (en) | 1998-10-15 | 2001-08-14 | Creative Technology Ltd. | Memory storage and retrieval with multiple hashing functions |
US6313675B1 (en) * | 2000-02-21 | 2001-11-06 | Hewlett-Packard Company | Delay locked loop driver |
US20010052103A1 (en) * | 2000-01-18 | 2001-12-13 | Matsushita Electric Industrial Co., Ltd. | Chien's searching apparatus |
US20020024828A1 (en) * | 2000-08-31 | 2002-02-28 | Hidetake Hayashi | Inverter suitable for use with portable AC power supply unit |
US20020116650A1 (en) * | 2000-01-18 | 2002-08-22 | Sameer Halepete | Adaptive power control |
US20020126751A1 (en) | 1998-05-22 | 2002-09-12 | Christoph E. Scheurich | Maintaining a frame rate in a digital imaging system |
US20020196075A1 (en) * | 2001-06-22 | 2002-12-26 | Thorp Tyler J. | Method for smoothing di/dt noise due to clock transitions |
US20030004921A1 (en) | 2001-06-28 | 2003-01-02 | Schroeder Jacob J. | Parallel lookups that keep order |
US20030030483A1 (en) | 2001-08-10 | 2003-02-13 | Takahiro Seki | Semiconductor device |
US6549240B1 (en) | 1997-09-26 | 2003-04-15 | Sarnoff Corporation | Format and frame rate conversion for display of 24Hz source video |
US20030126474A1 (en) * | 2001-12-28 | 2003-07-03 | Sawyers Thomas P. | Technique for conveying overload conditions from an AC adapter to a load powered by the adapter |
US20030156639A1 (en) | 2002-02-19 | 2003-08-21 | Jui Liang | Frame rate control system and method |
US6690139B1 (en) * | 2002-09-19 | 2004-02-10 | Rockwell Automation Technologies, Inc. | Method and apparatus to limit motor current at low frequencies |
US20040057324A1 (en) * | 2002-08-08 | 2004-03-25 | Hiroyuki Abe | Semiconductor integrated circuit having controllable internal supply voltage |
US20040103330A1 (en) * | 2002-11-25 | 2004-05-27 | Bonnett William B. | Adjusting voltage supplied to a processor in response to clock frequency |
US20040123171A1 (en) * | 2002-12-18 | 2004-06-24 | Zhang Michael T. | Control of voltage regulator thermal condition |
US20040240599A1 (en) * | 2003-05-27 | 2004-12-02 | Mitsubishi Denki Kabushiki Kaisha | Half-rate clock and data recovery circuit |
US20050021656A1 (en) | 2003-07-21 | 2005-01-27 | Callegari Andres C. | System and method for network transmission of graphical data through a distributed application |
US20050024155A1 (en) * | 2003-07-29 | 2005-02-03 | Sunplus Technology Co., Ltd. | Jitter-less phase detector in a clock recovery circuit |
US20050036246A1 (en) * | 2003-08-07 | 2005-02-17 | Toshihisa Nagata | Constant voltage circuit |
US20050057551A1 (en) | 2003-09-01 | 2005-03-17 | Jin-Sheng Gong | Apparatus and method for image frame synchronization |
US20050057314A1 (en) * | 2003-09-12 | 2005-03-17 | Tse-Hsiang Hsu | Device and method for detecting phase difference and PLL using the same |
US20050271361A1 (en) | 2004-05-19 | 2005-12-08 | Sachiyo Aoki | Image frame processing method and device for displaying moving images to a variety of displays |
US6985025B1 (en) | 2002-01-19 | 2006-01-10 | National Semiconductor Corporation | System for adjusting a power supply level of a digital processing component and method of operating the same |
US7024568B2 (en) | 2002-09-06 | 2006-04-04 | National Semiconductor Corporation | Method and system for providing self-calibration for adaptively adjusting a power supply voltage in a digital processing system |
US20060097795A1 (en) * | 2004-11-08 | 2006-05-11 | Young-Soo Sohn | Phase and delay locked loops and semiconductor memory device having the same |
US7061292B2 (en) | 2001-11-09 | 2006-06-13 | The Regents Of The University Of Colorado | Adaptive voltage regulator for powered digital devices |
US20060132208A1 (en) * | 2004-12-20 | 2006-06-22 | Sangbeom Park | Controllable idle time current mirror circuit for switching regulators, phase-locked loops, and delay-locked loops |
US7080271B2 (en) | 2003-02-14 | 2006-07-18 | Intel Corporation | Non main CPU/OS based operational environment |
US7095288B2 (en) | 2002-07-26 | 2006-08-22 | Mstar Semiconductor, Inc. | Logic system with adaptive supply voltage control |
US20060232316A1 (en) * | 2003-07-22 | 2006-10-19 | Nec Corporation | Multi-power source semiconductor device |
US7129763B1 (en) | 2004-11-08 | 2006-10-31 | Western Digital Technologies, Inc. | Adjusting power consumption of digital circuitry by generating frequency error representing error in propagation delay |
US20060246895A1 (en) | 2005-04-29 | 2006-11-02 | Samsung Electronics Co., Ltd. | Mobile device and method of adjusting a power measurement period of a received cell signal |
US7149903B1 (en) | 2002-12-18 | 2006-12-12 | National Semiconductor Corporation | System and method for signal delay in an adaptive voltage scaling slack detector |
US20060284657A1 (en) * | 2005-06-21 | 2006-12-21 | Moon-Sook Park | Phase locked loop circuit and method of locking a phase |
US20070001697A1 (en) * | 2005-07-01 | 2007-01-04 | P.A. Semi, Inc. | Operating an integrated circuit at a minimum supply voltage |
US20070013427A1 (en) * | 2005-07-12 | 2007-01-18 | Fujitsu Limited | Delay circuit |
US20070206018A1 (en) | 2006-03-03 | 2007-09-06 | Ati Technologies Inc. | Dynamically controlled power reduction method and circuit for a graphics processor |
US20070220289A1 (en) | 2006-03-14 | 2007-09-20 | Microsoft Corporation | Scaling idle detection metric for power management on computing device |
US20070234088A1 (en) | 2006-04-04 | 2007-10-04 | Microsoft Corporation | Identifying a target processor idle state |
US20070285082A1 (en) * | 2004-03-02 | 2007-12-13 | Sanyo Electric Co., Ltd. | Lock Detecting Circuit, Lock Detecting Method |
US20070288769A1 (en) * | 2006-06-13 | 2007-12-13 | Via Technologies, Inc. | Method for increasing the data processing capability of a computer system |
US20080063128A1 (en) * | 2006-09-13 | 2008-03-13 | Sony Corporation | System and method for implementing a phase detector to support a data transmission procedure |
US20080204158A1 (en) | 2007-02-27 | 2008-08-28 | Infineon Technologies Ag | Apparatus and method for generating a supply voltage-dependent clock signal |
US20090049314A1 (en) * | 2007-08-13 | 2009-02-19 | Ali Taha | Method and System for Dynamic Voltage and Frequency Scaling (DVFS) |
US7501868B2 (en) | 2005-10-27 | 2009-03-10 | Panasonic Corporation | Power supply voltage control apparatus |
US7506189B1 (en) * | 2004-12-15 | 2009-03-17 | Silego Technology, Inc. | Adjusting input power in response to a clock frequency change |
US20090077402A1 (en) * | 2007-09-14 | 2009-03-19 | Asustek Computer Inc. | Voltage-controlled device, method and computer device capable of dynamically regulating voltage and effectively saving energy |
US7521973B1 (en) * | 2008-06-17 | 2009-04-21 | International Business Machines Corporation | Clock-skew tuning apparatus and method |
US7525293B1 (en) * | 2004-12-06 | 2009-04-28 | Marvell International Ltd. | Power supply switching circuit for a halogen lamp |
US20090160254A1 (en) * | 2007-12-19 | 2009-06-25 | American Power Conversion Corporation | Systems for and methods of controlling operation of a ups |
US20090177422A1 (en) * | 2008-01-07 | 2009-07-09 | Keith Cox | Forced idle of a data processing system |
US20090204830A1 (en) | 2008-02-11 | 2009-08-13 | Nvidia Corporation | Power management with dynamic frequency dajustments |
US7627730B1 (en) | 2006-05-02 | 2009-12-01 | Sun Microsystems, Inc. | System and method for optimizing a memory controller |
US20100019834A1 (en) | 2007-03-01 | 2010-01-28 | Zerbe Jared Levan | Optimized Power Supply for an Electronic System |
US20100019818A1 (en) * | 2006-08-03 | 2010-01-28 | Freescale Semiconductor Inc. | Device and method for power management |
US20100095137A1 (en) * | 2008-10-13 | 2010-04-15 | International Business Machines Corporation | Dynamic Frequency And Voltage Scaling For A Computer Processor |
US20100090738A1 (en) * | 2008-10-13 | 2010-04-15 | Wei-Pin Changchein | Circuit and Method for Clock Skew Compensation in Voltage Scaling |
US20100182055A1 (en) * | 2009-01-16 | 2010-07-22 | Anton Rozen | Device and method for detecting and correcting timing errors |
US20100208500A1 (en) * | 2009-02-19 | 2010-08-19 | Iwatt Inc. | Detecting Light Load Conditions and Improving Light Load Efficiency in a Switching Power Converter |
US20100250972A1 (en) | 2005-08-10 | 2010-09-30 | Nokia Corporation | Reversible power transitions in a computing device |
US7839410B1 (en) | 2006-07-28 | 2010-11-23 | Nvidia Corporation | Parameter buffer objects for shader parameters in a graphics library |
US20100318828A1 (en) | 2009-06-11 | 2010-12-16 | Sun Microsystems, Inc. | Method And System For Generating A Power Consumption Model Of At Least One Server |
US20110032008A1 (en) * | 2009-08-07 | 2011-02-10 | Freescale Semiconductor, Inc. | Pulse width modulation frequency conversion |
US20110110000A1 (en) * | 2009-11-09 | 2011-05-12 | Etter Brett E | Power System Having Voltage-Based Monitoring for Over Current Protection |
US20110156776A1 (en) * | 2002-03-22 | 2011-06-30 | Rambus Inc. | Locked Loop Circuit With Clock Hold Function |
US20110181325A1 (en) * | 2010-01-27 | 2011-07-28 | Silicon Laboratories, Inc. | Circuit and method of clocking mulitiple digital circuits in multiple phases |
US8055871B1 (en) | 2007-02-27 | 2011-11-08 | Nvidia Corporation | Low latency synchronous memory performance switching using update control |
GB2481492A (en) | 2010-06-23 | 2011-12-28 | Intel Corp | Adjusting the operation frequency of a memory system based on the utilisation measurement. |
US20110320839A1 (en) | 2010-06-23 | 2011-12-29 | David Howard S | Memory power management via dynamic memory operation states |
US20120030481A1 (en) * | 2010-07-27 | 2012-02-02 | International Business Machines Corporation | Measuring Data Switching Activity in a Microprocessor |
US20120054519A1 (en) | 2010-08-26 | 2012-03-01 | Alexander Branover | Dynamic performance control of processing nodes |
US8134356B2 (en) | 2005-07-01 | 2012-03-13 | Apple Inc. | Operating an integrated circuit at a minimum supply voltage |
US20120110351A1 (en) | 2010-10-29 | 2012-05-03 | Texas Instruments Incorporated | Power management for digital devices |
US20120105452A1 (en) | 2010-10-28 | 2012-05-03 | Nvidia Corporation | Adaptive resolution dgpu rendering to provide constant framerate with free igpu scale up |
US8193798B1 (en) * | 2009-10-29 | 2012-06-05 | Texas Instruments Incorporated | Buck regulators with adjustable clock frequency to achieve dropout voltage reduction |
US20120188233A1 (en) | 2011-01-14 | 2012-07-26 | Brian Mark Shuster | Adaptable generation of virtual environment frames |
US20120223940A1 (en) | 2011-03-01 | 2012-09-06 | Disney Enterprises, Inc. | Sprite strip renderer |
US20120306877A1 (en) | 2011-06-01 | 2012-12-06 | Apple Inc. | Run-Time Optimized Shader Program |
US20130002838A1 (en) | 2010-04-20 | 2013-01-03 | Sony Computer Entertainment Inc. | Three-dimensional image playback method and three-dimensional image playback apparatus |
US20130013247A1 (en) * | 2010-03-15 | 2013-01-10 | Kyushu Institute Of Technology | Semiconductor device, detection method and program |
US20130035797A1 (en) * | 2011-08-01 | 2013-02-07 | International Business Machines Corporation | Performance of digital circuits using current management |
US20130057235A1 (en) * | 2011-09-01 | 2013-03-07 | Rolls-Royce Plc | Ac electrical power regulatory system |
US20130097443A1 (en) | 2011-10-12 | 2013-04-18 | Qualcomm Incorporated | Dynamic voltage and clock scaling control based on running average, variant and trend |
US20130120047A1 (en) * | 2011-11-10 | 2013-05-16 | William James Dally | Power-supply-insensitive buffer and oscillator circuit |
US20130179711A1 (en) | 2012-01-11 | 2013-07-11 | Nvidia Corporation | Graphics processor clock scaling based on idle time |
US8593197B1 (en) * | 2012-09-07 | 2013-11-26 | Nanya Technology Corporation | Delay line circuit, delay locked loop and tester system including the same |
US20140016362A1 (en) * | 2012-07-16 | 2014-01-16 | Stmicroeletronics S.R.I. | Burst-mode control method for low input power consumption in resonant converters and related control device |
US20140032947A1 (en) | 2012-07-30 | 2014-01-30 | Nvidia Corporation | Training, power-gating, and dynamic frequency changing of a memory controller |
US8656198B2 (en) | 2010-04-26 | 2014-02-18 | Advanced Micro Devices | Method and apparatus for memory power management |
US20140068285A1 (en) * | 2012-08-29 | 2014-03-06 | Hwang Sub Lee | Dynamic voltage frequency scaling method and apparatus |
US20140111180A1 (en) * | 2012-10-23 | 2014-04-24 | Broadcom Corporation | METHOD AND APPARATUS FOR CURRENT SENSING IN POWER OVER ETHERNET (PoE) SYSTEMS |
US20140184626A1 (en) | 2012-12-31 | 2014-07-03 | Nvidia Corporation | Frame times by dynamically adjusting frame buffer resolution |
US20140266460A1 (en) * | 2013-03-12 | 2014-09-18 | Peregrine Semiconductor Corporation | Scalable Periphery Tunable Matching Power Amplifier |
US20140328090A1 (en) * | 2011-11-28 | 2014-11-06 | Panasonic Corporation | Switching power supply apparatus and semiconductor device |
US20150022272A1 (en) | 2013-07-22 | 2015-01-22 | Nvidia Corporation | Closed loop dynamic voltage and frequency scaling |
US20150049519A1 (en) * | 2012-03-20 | 2015-02-19 | Indiana University Research & Technology Corporation | Single Switch Infinite-Level Power Inverters |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8972358B2 (en) * | 2010-06-10 | 2015-03-03 | Nec Corporation | File storage apparatus, file storage method, and program |
-
2013
- 2013-12-02 US US14/094,221 patent/US10466763B2/en active Active
Patent Citations (114)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4958269A (en) * | 1988-07-27 | 1990-09-18 | Eaton Corporation | Current control for microprocessor motor drive |
US5272649A (en) | 1990-04-11 | 1993-12-21 | Campbell Gregory A | Video method and apparatus for measuring and controlling dimensional stability |
US5275919A (en) | 1990-04-25 | 1994-01-04 | Asahi Kasei Kogyo Kabushiki Kaisha | Process for making photosensitive resin printing plate and plate-making apparatus used therefor |
US5130561A (en) * | 1990-08-29 | 1992-07-14 | Alcatel Network Systems, Inc. | Switching mode power supplies with controlled synchronization |
US5396642A (en) * | 1992-08-14 | 1995-03-07 | Electroline Equipment Inc. | Variable frequency CATV jamming method and apparatus |
US5542240A (en) | 1995-05-12 | 1996-08-06 | Snider; Trent G. | Water craft for reducing aquatic plant infestation |
US5850422A (en) * | 1995-07-21 | 1998-12-15 | Symbios, Inc. | Apparatus and method for recovering a clock signal which is embedded in an incoming data stream |
US5889529A (en) | 1996-03-22 | 1999-03-30 | Silicon Graphics, Inc. | System and method for generating and displaying complex graphic images at a constant frame rate |
US5809097A (en) * | 1996-06-24 | 1998-09-15 | Lucent Technologies Inc. | Low jitter phase detector for phase locked loops |
US5760636A (en) * | 1996-06-28 | 1998-06-02 | Intel Corporation | Adjusting clock frequency and voltage supplied to a processor in a computer system |
US6157247A (en) | 1996-08-07 | 2000-12-05 | Motorola, Inc. | Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit |
US6549240B1 (en) | 1997-09-26 | 2003-04-15 | Sarnoff Corporation | Format and frame rate conversion for display of 24Hz source video |
US20020126751A1 (en) | 1998-05-22 | 2002-09-12 | Christoph E. Scheurich | Maintaining a frame rate in a digital imaging system |
US6272649B1 (en) | 1998-09-28 | 2001-08-07 | Apple Computer, Inc. | Method and system for ensuring cache file integrity |
US6275919B1 (en) | 1998-10-15 | 2001-08-14 | Creative Technology Ltd. | Memory storage and retrieval with multiple hashing functions |
US20020116650A1 (en) * | 2000-01-18 | 2002-08-22 | Sameer Halepete | Adaptive power control |
US20010052103A1 (en) * | 2000-01-18 | 2001-12-13 | Matsushita Electric Industrial Co., Ltd. | Chien's searching apparatus |
US6313675B1 (en) * | 2000-02-21 | 2001-11-06 | Hewlett-Packard Company | Delay locked loop driver |
US20020024828A1 (en) * | 2000-08-31 | 2002-02-28 | Hidetake Hayashi | Inverter suitable for use with portable AC power supply unit |
US20020196075A1 (en) * | 2001-06-22 | 2002-12-26 | Thorp Tyler J. | Method for smoothing di/dt noise due to clock transitions |
US20030004921A1 (en) | 2001-06-28 | 2003-01-02 | Schroeder Jacob J. | Parallel lookups that keep order |
US20030030483A1 (en) | 2001-08-10 | 2003-02-13 | Takahiro Seki | Semiconductor device |
US7061292B2 (en) | 2001-11-09 | 2006-06-13 | The Regents Of The University Of Colorado | Adaptive voltage regulator for powered digital devices |
US20030126474A1 (en) * | 2001-12-28 | 2003-07-03 | Sawyers Thomas P. | Technique for conveying overload conditions from an AC adapter to a load powered by the adapter |
US6985025B1 (en) | 2002-01-19 | 2006-01-10 | National Semiconductor Corporation | System for adjusting a power supply level of a digital processing component and method of operating the same |
US20030156639A1 (en) | 2002-02-19 | 2003-08-21 | Jui Liang | Frame rate control system and method |
US20110156776A1 (en) * | 2002-03-22 | 2011-06-30 | Rambus Inc. | Locked Loop Circuit With Clock Hold Function |
US7095288B2 (en) | 2002-07-26 | 2006-08-22 | Mstar Semiconductor, Inc. | Logic system with adaptive supply voltage control |
US20040057324A1 (en) * | 2002-08-08 | 2004-03-25 | Hiroyuki Abe | Semiconductor integrated circuit having controllable internal supply voltage |
US7024568B2 (en) | 2002-09-06 | 2006-04-04 | National Semiconductor Corporation | Method and system for providing self-calibration for adaptively adjusting a power supply voltage in a digital processing system |
US6690139B1 (en) * | 2002-09-19 | 2004-02-10 | Rockwell Automation Technologies, Inc. | Method and apparatus to limit motor current at low frequencies |
US20040103330A1 (en) * | 2002-11-25 | 2004-05-27 | Bonnett William B. | Adjusting voltage supplied to a processor in response to clock frequency |
US7149903B1 (en) | 2002-12-18 | 2006-12-12 | National Semiconductor Corporation | System and method for signal delay in an adaptive voltage scaling slack detector |
US20040123171A1 (en) * | 2002-12-18 | 2004-06-24 | Zhang Michael T. | Control of voltage regulator thermal condition |
US7080271B2 (en) | 2003-02-14 | 2006-07-18 | Intel Corporation | Non main CPU/OS based operational environment |
US20040240599A1 (en) * | 2003-05-27 | 2004-12-02 | Mitsubishi Denki Kabushiki Kaisha | Half-rate clock and data recovery circuit |
US20050021656A1 (en) | 2003-07-21 | 2005-01-27 | Callegari Andres C. | System and method for network transmission of graphical data through a distributed application |
US20060232316A1 (en) * | 2003-07-22 | 2006-10-19 | Nec Corporation | Multi-power source semiconductor device |
US8125261B2 (en) | 2003-07-22 | 2012-02-28 | Nec Corporation | Multi-power source semiconductor device |
US20050024155A1 (en) * | 2003-07-29 | 2005-02-03 | Sunplus Technology Co., Ltd. | Jitter-less phase detector in a clock recovery circuit |
US20050036246A1 (en) * | 2003-08-07 | 2005-02-17 | Toshihisa Nagata | Constant voltage circuit |
US20050057551A1 (en) | 2003-09-01 | 2005-03-17 | Jin-Sheng Gong | Apparatus and method for image frame synchronization |
US20050057314A1 (en) * | 2003-09-12 | 2005-03-17 | Tse-Hsiang Hsu | Device and method for detecting phase difference and PLL using the same |
US20070285082A1 (en) * | 2004-03-02 | 2007-12-13 | Sanyo Electric Co., Ltd. | Lock Detecting Circuit, Lock Detecting Method |
US20050271361A1 (en) | 2004-05-19 | 2005-12-08 | Sachiyo Aoki | Image frame processing method and device for displaying moving images to a variety of displays |
US7129763B1 (en) | 2004-11-08 | 2006-10-31 | Western Digital Technologies, Inc. | Adjusting power consumption of digital circuitry by generating frequency error representing error in propagation delay |
US20060097795A1 (en) * | 2004-11-08 | 2006-05-11 | Young-Soo Sohn | Phase and delay locked loops and semiconductor memory device having the same |
US7525293B1 (en) * | 2004-12-06 | 2009-04-28 | Marvell International Ltd. | Power supply switching circuit for a halogen lamp |
US7506189B1 (en) * | 2004-12-15 | 2009-03-17 | Silego Technology, Inc. | Adjusting input power in response to a clock frequency change |
US20060132208A1 (en) * | 2004-12-20 | 2006-06-22 | Sangbeom Park | Controllable idle time current mirror circuit for switching regulators, phase-locked loops, and delay-locked loops |
US20060246895A1 (en) | 2005-04-29 | 2006-11-02 | Samsung Electronics Co., Ltd. | Mobile device and method of adjusting a power measurement period of a received cell signal |
US20060284657A1 (en) * | 2005-06-21 | 2006-12-21 | Moon-Sook Park | Phase locked loop circuit and method of locking a phase |
US20070001697A1 (en) * | 2005-07-01 | 2007-01-04 | P.A. Semi, Inc. | Operating an integrated circuit at a minimum supply voltage |
US8134356B2 (en) | 2005-07-01 | 2012-03-13 | Apple Inc. | Operating an integrated circuit at a minimum supply voltage |
US20070013427A1 (en) * | 2005-07-12 | 2007-01-18 | Fujitsu Limited | Delay circuit |
US20100250972A1 (en) | 2005-08-10 | 2010-09-30 | Nokia Corporation | Reversible power transitions in a computing device |
US7501868B2 (en) | 2005-10-27 | 2009-03-10 | Panasonic Corporation | Power supply voltage control apparatus |
US20070206018A1 (en) | 2006-03-03 | 2007-09-06 | Ati Technologies Inc. | Dynamically controlled power reduction method and circuit for a graphics processor |
US7574613B2 (en) | 2006-03-14 | 2009-08-11 | Microsoft Corporation | Scaling idle detection metric for power management on computing device |
US20070220289A1 (en) | 2006-03-14 | 2007-09-20 | Microsoft Corporation | Scaling idle detection metric for power management on computing device |
US20070234088A1 (en) | 2006-04-04 | 2007-10-04 | Microsoft Corporation | Identifying a target processor idle state |
US7627730B1 (en) | 2006-05-02 | 2009-12-01 | Sun Microsystems, Inc. | System and method for optimizing a memory controller |
US20070288769A1 (en) * | 2006-06-13 | 2007-12-13 | Via Technologies, Inc. | Method for increasing the data processing capability of a computer system |
US7839410B1 (en) | 2006-07-28 | 2010-11-23 | Nvidia Corporation | Parameter buffer objects for shader parameters in a graphics library |
US20100019818A1 (en) * | 2006-08-03 | 2010-01-28 | Freescale Semiconductor Inc. | Device and method for power management |
US20080063128A1 (en) * | 2006-09-13 | 2008-03-13 | Sony Corporation | System and method for implementing a phase detector to support a data transmission procedure |
US20080204158A1 (en) | 2007-02-27 | 2008-08-28 | Infineon Technologies Ag | Apparatus and method for generating a supply voltage-dependent clock signal |
US8055871B1 (en) | 2007-02-27 | 2011-11-08 | Nvidia Corporation | Low latency synchronous memory performance switching using update control |
US20100019834A1 (en) | 2007-03-01 | 2010-01-28 | Zerbe Jared Levan | Optimized Power Supply for an Electronic System |
US20090049314A1 (en) * | 2007-08-13 | 2009-02-19 | Ali Taha | Method and System for Dynamic Voltage and Frequency Scaling (DVFS) |
US20090077402A1 (en) * | 2007-09-14 | 2009-03-19 | Asustek Computer Inc. | Voltage-controlled device, method and computer device capable of dynamically regulating voltage and effectively saving energy |
US20090160254A1 (en) * | 2007-12-19 | 2009-06-25 | American Power Conversion Corporation | Systems for and methods of controlling operation of a ups |
US20090177422A1 (en) * | 2008-01-07 | 2009-07-09 | Keith Cox | Forced idle of a data processing system |
US20130212417A1 (en) | 2008-02-11 | 2013-08-15 | Nvidia Corporation | Power management with dynamic frequency adjustments |
US20090204830A1 (en) | 2008-02-11 | 2009-08-13 | Nvidia Corporation | Power management with dynamic frequency dajustments |
US7521973B1 (en) * | 2008-06-17 | 2009-04-21 | International Business Machines Corporation | Clock-skew tuning apparatus and method |
US20100095137A1 (en) * | 2008-10-13 | 2010-04-15 | International Business Machines Corporation | Dynamic Frequency And Voltage Scaling For A Computer Processor |
US20100090738A1 (en) * | 2008-10-13 | 2010-04-15 | Wei-Pin Changchein | Circuit and Method for Clock Skew Compensation in Voltage Scaling |
US20100182055A1 (en) * | 2009-01-16 | 2010-07-22 | Anton Rozen | Device and method for detecting and correcting timing errors |
US20100208500A1 (en) * | 2009-02-19 | 2010-08-19 | Iwatt Inc. | Detecting Light Load Conditions and Improving Light Load Efficiency in a Switching Power Converter |
US20100318828A1 (en) | 2009-06-11 | 2010-12-16 | Sun Microsystems, Inc. | Method And System For Generating A Power Consumption Model Of At Least One Server |
US20110032008A1 (en) * | 2009-08-07 | 2011-02-10 | Freescale Semiconductor, Inc. | Pulse width modulation frequency conversion |
US8193798B1 (en) * | 2009-10-29 | 2012-06-05 | Texas Instruments Incorporated | Buck regulators with adjustable clock frequency to achieve dropout voltage reduction |
US20110110000A1 (en) * | 2009-11-09 | 2011-05-12 | Etter Brett E | Power System Having Voltage-Based Monitoring for Over Current Protection |
US20110181325A1 (en) * | 2010-01-27 | 2011-07-28 | Silicon Laboratories, Inc. | Circuit and method of clocking mulitiple digital circuits in multiple phases |
US20130013247A1 (en) * | 2010-03-15 | 2013-01-10 | Kyushu Institute Of Technology | Semiconductor device, detection method and program |
US20130002838A1 (en) | 2010-04-20 | 2013-01-03 | Sony Computer Entertainment Inc. | Three-dimensional image playback method and three-dimensional image playback apparatus |
US8656198B2 (en) | 2010-04-26 | 2014-02-18 | Advanced Micro Devices | Method and apparatus for memory power management |
GB2481492A (en) | 2010-06-23 | 2011-12-28 | Intel Corp | Adjusting the operation frequency of a memory system based on the utilisation measurement. |
US20110320839A1 (en) | 2010-06-23 | 2011-12-29 | David Howard S | Memory power management via dynamic memory operation states |
DE102011102238A1 (en) | 2010-06-23 | 2011-12-29 | Intel Corp. | Storage energy management via dynamic storage operating states |
US20120030481A1 (en) * | 2010-07-27 | 2012-02-02 | International Business Machines Corporation | Measuring Data Switching Activity in a Microprocessor |
US20120054519A1 (en) | 2010-08-26 | 2012-03-01 | Alexander Branover | Dynamic performance control of processing nodes |
US20120105452A1 (en) | 2010-10-28 | 2012-05-03 | Nvidia Corporation | Adaptive resolution dgpu rendering to provide constant framerate with free igpu scale up |
US20120110351A1 (en) | 2010-10-29 | 2012-05-03 | Texas Instruments Incorporated | Power management for digital devices |
US20120188233A1 (en) | 2011-01-14 | 2012-07-26 | Brian Mark Shuster | Adaptable generation of virtual environment frames |
US20120223940A1 (en) | 2011-03-01 | 2012-09-06 | Disney Enterprises, Inc. | Sprite strip renderer |
US20120306877A1 (en) | 2011-06-01 | 2012-12-06 | Apple Inc. | Run-Time Optimized Shader Program |
US20130035797A1 (en) * | 2011-08-01 | 2013-02-07 | International Business Machines Corporation | Performance of digital circuits using current management |
US20130057235A1 (en) * | 2011-09-01 | 2013-03-07 | Rolls-Royce Plc | Ac electrical power regulatory system |
US20130097443A1 (en) | 2011-10-12 | 2013-04-18 | Qualcomm Incorporated | Dynamic voltage and clock scaling control based on running average, variant and trend |
US20130120047A1 (en) * | 2011-11-10 | 2013-05-16 | William James Dally | Power-supply-insensitive buffer and oscillator circuit |
US20140328090A1 (en) * | 2011-11-28 | 2014-11-06 | Panasonic Corporation | Switching power supply apparatus and semiconductor device |
US20130179711A1 (en) | 2012-01-11 | 2013-07-11 | Nvidia Corporation | Graphics processor clock scaling based on idle time |
US20140043333A1 (en) | 2012-01-11 | 2014-02-13 | Nvidia Corporation | Application load times by caching shader binaries in a persistent storage |
US20150049519A1 (en) * | 2012-03-20 | 2015-02-19 | Indiana University Research & Technology Corporation | Single Switch Infinite-Level Power Inverters |
US20140016362A1 (en) * | 2012-07-16 | 2014-01-16 | Stmicroeletronics S.R.I. | Burst-mode control method for low input power consumption in resonant converters and related control device |
US20140032947A1 (en) | 2012-07-30 | 2014-01-30 | Nvidia Corporation | Training, power-gating, and dynamic frequency changing of a memory controller |
US20140068285A1 (en) * | 2012-08-29 | 2014-03-06 | Hwang Sub Lee | Dynamic voltage frequency scaling method and apparatus |
US8593197B1 (en) * | 2012-09-07 | 2013-11-26 | Nanya Technology Corporation | Delay line circuit, delay locked loop and tester system including the same |
US20140111180A1 (en) * | 2012-10-23 | 2014-04-24 | Broadcom Corporation | METHOD AND APPARATUS FOR CURRENT SENSING IN POWER OVER ETHERNET (PoE) SYSTEMS |
US20140184626A1 (en) | 2012-12-31 | 2014-07-03 | Nvidia Corporation | Frame times by dynamically adjusting frame buffer resolution |
US20140266460A1 (en) * | 2013-03-12 | 2014-09-18 | Peregrine Semiconductor Corporation | Scalable Periphery Tunable Matching Power Amplifier |
US20150022272A1 (en) | 2013-07-22 | 2015-01-22 | Nvidia Corporation | Closed loop dynamic voltage and frequency scaling |
Also Published As
Publication number | Publication date |
---|---|
US20150153805A1 (en) | 2015-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9647543B2 (en) | Methods and systems for improving light load efficiency for power stages of multi-phase voltage regulator circuits | |
CN104426375B (en) | Smooth transition of the power supply unit from first mode (such as mode of pulse wave frequency modulating) to second mode (such as pulse wave width modulation mode) | |
US9293988B2 (en) | Current mode PWM boost converter with frequency dithering | |
CN106130346B (en) | Voltage converter for power management | |
EP2901244B1 (en) | Low dropout regulator with hysteretic control | |
US7253596B2 (en) | Power supply apparatus capable of supplying a stable converted voltage | |
US7570035B2 (en) | Voltage regulator with a hybrid control loop | |
EP0784811B1 (en) | An improved variable-voltage cpu voltage regulator | |
TWI531883B (en) | Method and apparatus for low standby current switching regulator | |
KR20150130500A (en) | Digitally assisted regulation for an integrated capless low-dropout(ldo) voltage regulator | |
JP6523262B2 (en) | Feedback control in a hybrid voltage regulator | |
US20200393861A1 (en) | Dual loop digital low drop regulator and current sharing control apparatus for distributable voltage regulators | |
US9531249B2 (en) | Voltage converter and power management device including the same | |
US8779744B2 (en) | Sensing and feedback with enhanced stability in a current mode control voltage regulator | |
KR101552165B1 (en) | Apparatus and method for supplying power of electronic device | |
US7199565B1 (en) | Low-dropout voltage regulator with a voltage slew rate efficient transient response boost circuit | |
US5926384A (en) | DC-dC converter having dynamic regulator with current sourcing and sinking means | |
US9219411B2 (en) | DC/DC converter, method for providing an output voltage on the basis of an input voltage and computer program | |
DE102013203320A1 (en) | System and method for battery management | |
US8106634B2 (en) | Switching power supply and portable device | |
US8618788B2 (en) | Dynamically adjusted multi-phase regulator | |
EP2230755B1 (en) | Charge current reduction for current limited switched power supply | |
US10056754B2 (en) | Systems and methods for managing a voltage regulator | |
US8026708B2 (en) | Voltage regulator | |
US8689023B2 (en) | Digital logic controller for regulating voltage of a system on chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: NVIDIA CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:XU, SHUANG;REEL/FRAME:031699/0857 Effective date: 20131118 |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: DOCKETED NEW CASE - READY FOR EXAMINATION |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: NON FINAL ACTION MAILED |
|
STPP | Information on status: patent application and granting procedure in general |
Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |