US10430084B2 - Multi-tiered memory with different metadata levels - Google Patents

Multi-tiered memory with different metadata levels Download PDF

Info

Publication number
US10430084B2
US10430084B2 US15/412,184 US201715412184A US10430084B2 US 10430084 B2 US10430084 B2 US 10430084B2 US 201715412184 A US201715412184 A US 201715412184A US 10430084 B2 US10430084 B2 US 10430084B2
Authority
US
United States
Prior art keywords
metadata
data
tier
data object
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/412,184
Other versions
US20170131902A1 (en
Inventor
Ryan James Goss
Mark Allen Gaertner
Michael Joseph Steiner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seagate Technology LLC
Original Assignee
Seagate Technology LLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to US13/762,882 priority Critical patent/US9552288B2/en
Application filed by Seagate Technology LLC filed Critical Seagate Technology LLC
Priority to US15/412,184 priority patent/US10430084B2/en
Assigned to SEAGATE TECHNOLOGY LLC reassignment SEAGATE TECHNOLOGY LLC ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: GAERTNER, MARK ALLEN, STEINER, MICHAEL JOSEPH, GOSS, RYAN JAMES
Publication of US20170131902A1 publication Critical patent/US20170131902A1/en
Application granted granted Critical
Publication of US10430084B2 publication Critical patent/US10430084B2/en
Application status is Active legal-status Critical
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0602Dedicated interfaces to storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023Free address space management
    • G06F12/0238Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory
    • G06F12/0246Memory management in non-volatile memory, e.g. resistive RAM or ferroelectric memory in block erasable memory, e.g. flash memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration
    • G06F12/0653Configuration or reconfiguration with centralised address assignment
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0646Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
    • G06F3/0647Migration mechanisms
    • G06F3/0649Lifecycle management
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0668Dedicated interfaces to storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0683Plurality of storage devices
    • G06F3/0685Hybrid storage combining heterogeneous device types, e.g. hierarchical storage, hybrid arrays
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0668Dedicated interfaces to storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0683Plurality of storage devices
    • G06F3/0688Non-volatile semiconductor memory arrays
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/26Using a specific storage system architecture
    • G06F2212/261Storage comprising a plurality of storage devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from or digital output to record carriers, e.g. RAID, emulated record carriers, networked record carriers
    • G06F3/0601Dedicated interfaces to storage systems
    • G06F3/0628Dedicated interfaces to storage systems making use of a particular technique
    • G06F3/0638Organizing or formatting or addressing of data
    • G06F3/0643Management of files

Abstract

Method and apparatus for managing data in a memory. In accordance with some embodiments, a data object is stored in a first non-volatile tier of a multi-tier memory structure. A metadata unit is generated to describe the data object, the metadata unit having a selected granularity. The metadata unit is stored in a different, second non-volatile tier of the multi-tier memory structure responsive to the selected granularity.

Description

RELATED APPLICATION

The present application is a continuation of U.S. patent application Ser. No. 13/762,882 filed Feb. 8, 2013 which issues as U.S. Pat. No. 9,552,288 on Jan. 24, 2017.

SUMMARY

Various embodiments of the present disclosure are generally directed to managing data in a data storage device.

In accordance with some embodiments, a data object is stored in a first non-volatile tier of a multi-tier memory structure. A metadata unit is generated to describe the data object, the metadata unit having a selected granularity. The metadata unit is stored in a different, second non-volatile tier of the multi-tier memory structure responsive to the selected granularity.

These and other features and aspects which characterize various embodiments of the present disclosure can be understood in view of the following detailed discussion and the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 provides is a functional block representation of a data storage device in accordance with various embodiments of the present disclosure.

FIG. 2 illustrates exemplary formats for a data object and a corresponding metadata unit used to describe the data object.

FIG. 3 depicts portions of the device of FIG. 1 in greater detail.

FIG. 4A provides an illustrative format for a first data object from FIG. 3.

FIG. 4B is an illustrative format for a second data object from FIG. 3.

FIG. 5 depicts aspects of the data object storage manager of FIG. 3 in greater detail.

FIG. 6 shows aspects of the metadata storage manager of FIG. 3 in greater detail.

FIG. 7 represents a sequence of steps carried out in accordance with some embodiments to service read requests from a requestor.

FIG. 8 represents a sequence of steps carried out in accordance with some embodiments to service write requests from a requestor.

FIG. 9 depicts a metadata granularity adjustment module of the device of FIG. 1 that operates in accordance with some embodiments.

DETAILED DESCRIPTION

The present disclosure generally relates to the management of data in a data storage device.

Data storage devices generally operate to store blocks of data in memory. The devices can employ data management systems to track the physical locations of the blocks so that the blocks can be subsequently retrieved responsive to a read request for the stored data. The device may be provided with a hierarchical (multi-tiered) memory structure with different types of memory to accommodate data having different attributes and workloads. The various memory tiers may be erasable or rewriteable.

Erasable memories (e.g, flash memory, write many optical disc media, etc.) are non-volatile memories that usually require an erasure operation before new data can be written to a given memory location. It is thus common in an erasable memory to write an updated data set to a new, different location and to mark the previously stored version of the data as stale.

Rewriteable memories (e.g., dynamic random access memory (DRAM), resistive random access memory (RRAM), magnetic disc media, etc.) may be volatile or non-volatile, and are rewriteable so that an updated data set can be overwritten onto an existing, older version of the data in a given location without the need for an intervening erasure operation.

Metadata can be generated and maintained to track the locations and status of the stored data. The metadata tracks the relationship between logical elements (such as logical block addresses, LBAs) stored in the memory space and physical locations (such as physical block addresses, PBAs) of the memory space. The metadata can also include state information associated with the stored data and/or the memory location of the stored data, such as the total number of accumulated writes/erasures/reads, aging, drift parametrics, estimated or measured wear, etc.

Data management systems often extend considerable effort to maintain the metatadata in an up-to-date and accurate condition, since the metadata are used to retrieve data responsive to host data requests. While existing metadata management schemes are operable, there is a need for improvements in the manner in which metadata are generated, stored and managed.

Various embodiments of the present disclosure provide a multi-tiered memory structure adapted to store data objects and associated metadata. As explained below, a data object is stored in a first non-volatile memory tier of the multi-tiered memory structure. A metadata unit is generated to describe the data object, and the metadata unit is stored in a different, second non-volatile memory tier of the multi-tiered memory structure. The metadata unit has a selected granularity responsive to usage characteristics of the data object.

Mechanisms are provided to select the respective tiers in which the data objects and metadata are stored based on a number of attributes of the user data, memory and/or workload. In this way, the size and the update frequency of the metadata unit can be paired to the type of media to which the metadata unit is stored.

These and other features of various embodiments can be understood beginning with a review of FIG. 1, which provides a functional block representation of a data storage device 100. The device 100 includes a controller 102 and a multi-tiered memory structure 104. The controller 102 provides top level control of the device 100, and the memory structure 104 stores and retrieves user data from/to a requestor entity, such as an external host device (not separately shown).

The memory structure 104 includes a number of memory tiers 106, 108 and 110 denoted as MEM 1-3. The number and types of memory in the various tiers can vary as desired. Generally, the higher tiers in the memory structure 104 may be constructed of smaller and/or faster memory and the lower tiers in the memory structure may be constructed of larger and/or slower memory.

For purposes of providing one concrete example, the system 100 is contemplated as a flash memory-based storage device, such as a solid state drive (SSD), a portable thumb drive, a memory stick, a memory card, a hybrid storage device, etc. so that at least one of the lower memory tiers provides a main store that utilizes erasable flash memory. At least one of the higher memory tiers provides rewriteable non-volatile memory such as resistive random access memory (RRAM), phase change random access memory (PCRAM), spin-torque transfer random access memory (STRAM), etc. This is merely illustrative and not limiting. Other levels may be incorporated into the memory structure, such as volatile or non-volatile cache levels, buffers, etc.

FIG. 2 illustrates exemplary formats for a data object 112 and associated metadata unit 114 that can be used by the device 100 of FIG. 1. Other formats may be used. The data object 112 is managed as an addressable unit and may be formed from one or more data blocks supplied by the requestor (host). The metadata unit 114 provides control information to enable the device 100 to locate and retrieve the previously stored data object 112. The metadata unit 114 will tend to be significantly smaller (in terms of total number of bits) than the data object 112 to maximize data storage capacity of the device 100.

The data object 112 includes header information 116, user data 118, one or more hash values 120 and error correction code (ECC) information 122. The header information 116 may be the LBA value(s) associated with the user data 118 or other useful identifier information. The user data 118 comprise the actual substantive content supplied by the requestor for storage by the device 100.

The hash value 120 can be generated from the user data 118 using a suitable hash function, such as a Sha hash, and can be used to reduce write amplification by comparing the hash value of a previously stored LBA (or range of LBAs) to the hash value for a newer version of the same LBA (or range of LBAs). If the hash values match, the newer version may not need to be stored to the structure 104 as this may represent a duplicate set of the same user data.

The ECC information 122 can take a variety of suitable forms such as outercode, parity values, IOEDC values, etc., and is used to detect and correct up to a selected number of errors in the data object during read back of the data.

The metadata unit 114 may include a variety of different types of control data such as data object (DO) address information 124, DO attribute information 126, memory (MEM) attribute information 128, one or more forward pointers 130 and a status value 132. Other metadata unit formats can be used. The address information 124 identifies the physical address of the data object 112, and may provide logical to physical address conversion information as well. The physical address will include which tier (e.g., MEM 1-3 in FIG. 1) stores the data object 112, as well as the physical location within the associated tier at which the data object 112 is stored using appropriate address identifiers such as row (cache line), die, array, plane, erasure block, page, bit offset, and/or other address values.

The DO attribute information 126 identifies attributes associated with the data object 112, such as status, revision level, timestamp data, workload indicators, etc. The memory attribute information 128 provides parametric attributes associated with the physical location at which the data object 112 is stored. Examples include total number of writes/erasures, total number of reads, estimated or measured wear effects, charge or resistance drift parameters, bit error rate (BER) measurements, aging, etc. These respective sets of attributes 128, 130 can be maintained by the controller and/or updated based on previous metadata entries.

The forward pointers 130 are used to enable searching for the most current version of the data object 112. The status value(s) 132 indicate the current status of the associated data object (e.g., stale, valid, etc.).

FIG. 3 is a functional block representation of portions of the device 100 in accordance with some embodiments. Each time the device 100 receives one or more data blocks (LBAs) from the requestor for storage to the memory structure 104, a data object (DO) storage manager 140 generates a data object such as 112 in FIG. 2, and a metadata (MD) storage manager 142 generates a corresponding metadata unit such as 114. The respective storage managers 140, 142 evaluate a number of attributes to form the respective data object and metadata unit, and determine an appropriate memory tier in the structure 104 for the storage of each.

The data object (DO) and the metadata unit (MD) may be stored in the same tier, but it is contemplated that different tiers will often be used for these respective types of data based on the characteristics of the user data and the memory. In some cases, the MD unit will be stored in a lower tier as compared to the DO. In other cases, the MD unit will be stored in a higher tier as compared to the DO. The granularity of the MD unit can be selected in response to characteristics of the DO, and the memory tier for the MD unit can in turn be selected based on the selected MD granularity.

The multi-tiered memory structure 104 is shown in FIG. 3 to include a number of exemplary tiers including an NV-RAM module 144, an RRAM module 146, a PCRAM module 148, an STRAM module 150, a flash module 152 and a disc module 154. These are merely exemplary as any number of different types and arrangements of memory modules can be used in various tiers as desired.

The NV-RAM 144 comprises volatile SRAM or DRAM with a dedicated battery backup or other mechanism to maintain the stored data in a non-volatile state. The RRAM 146 comprises an array of erasable non-volatile memory cells that store data in relation to different programmed electrical resistance levels responsive to the migration of ions across an interface. The PCRAM 148 comprises an array of phase change memory cells that exhibit different programmed resistances based on changes in phase of a material between crystalline (low resistance) and amorphous (high resistance).

The STRAM 150 comprises an array of memory cells each having at least one magnetic tunneling junction made up of a reference layer of material with a fixed magnetic orientation and a free layer having a variable magnetic orientation. The effective electrical resistance, and hence, the programmed state, of each MTJ can be established in relation to the programmed magnetic orientation of the free layer.

The flash memory 150 comprises an array of flash memory cells which store data in relation to an amount of accumulated charge on a floating gate structure. Unlike the NV-RAM 144, RRAM 146, PCRAM 148 and STRAM 150, which are all contemplated as comprising rewriteable non-volatile memory tiers, the flash memory 152 is erasable so that an erasure operation is generally required before a unit of data (e.g., an erasure block or larger garbage collection unit) can be reconditioned and returned to an allocation pool to receive newly written data. The flash memory cells can be configured as single level cells (SLCs) or multi-level cells (MLCs) so that each memory cell stores a single bit (in the case of an SLC) or multiple bits (in the case of an MLC).

The disc memory 154 may be magnetic rotatable media such as a hard disc drive (HDD) or similar storage device. Other sequences, combinations and numbers of tiers can be utilized as desired, including other forms of solid-state and/or disc memory, remote server memory, volatile and non-volatile buffer layers, processor caches, intermediate caches, etc.

It is contemplated that each tier will have its own associated memory storage attributes (e.g., capacity, data unit size, I/O data transfer rates, endurance, etc.). The highest order tier (e.g., the NV-RAM 144 in FIG. 3) will tend to have the fastest I/O data transfer rate performance (or other suitable performance metric) and the lowest order tier (e.g., the disc 154) will tend to have the slowest performance. Each of the remaining tiers will have intermediate performance characteristics in a roughly sequential fashion.

As shown by FIG. 3, the DO storage manager 140 generates two successive data objects in response to the receipt of different sets of data blocks from the requestor, a first data object (OB1) and a second data object (OB2). In the present example, the storage manager 140 directs the storage of the DO1 data in the flash memory 152, and directs the storage of the DO2 data in the RRAM module 146. The MD storage manager 142 generates two corresponding metadata units MD1 and MD2 for the first and second data objects OB1 and OB2. The MD1 unit is stored in the PCRAM 148, and the MD2 unit is stored in the STRAM 150. It will be appreciated that in each case, the specific memory tier for the storage of the data objects DO1 and DO2, and the corresponding metadata units MD1 and MD2, can be tailored to accommodate a number of factors as discussed in further detail below.

Although not limiting, it is contemplated that the first data object DO1 from FIG. 3 represents a relatively large amount of user data comprising multiple LBAs 156 (from LBA X to LBA N) as depicted in FIG. 4A. The corresponding metadata unit MD1 describes these LBAs and treats the overall data object DO1 as a single unit. As shown by FIG. 4B, the second data object DO2 from FIG. 3 comprises a single LBA 156 (LBA Y). The corresponding metadata unit MD2 describes the storage of the second data object DO2 with a smaller granularity than that of MD1. It will be appreciated that, in terms of overall size, the first data object DO1 will tend to be significantly larger than the second data object DO2, but accounting for the level of detail provided therein, the actual size of MD2 may be larger than, smaller than, or essentially the same size as, MD1.

FIG. 5 depicts the DO storage manager 140 from FIG. 3 in accordance with some embodiments. A data object (DO) analysis engine 160 receives the data block(s) (LBAs 156) from the requestor as well as existing metadata (MD) stored in the device 100 associated with prior version(s) of the data blocks, if such have been previously stored to the memory structure 104. Memory tier attribute data maintained in a database 162 may be utilized by the engine 160 as well. The engine 160 analyzes the data block(s) to determine a suitable format and location for the data object. The data object is generated by a DO generator 164 using the content of the data block(s) as well as various data-related attributes associated with the data object. A tier selection module 166 selects the appropriate memory tier of the memory structure 104 in which to store the generated data object.

The arrangement of the data object, including overall data object size, may be matched to the selected memory tier; for example, page level data sets may be used for storage to the flash memory 152 and LBA sized data sets may be used for the RRAM, PCRAM and STRAM memories 146, 148 and 150. Other sizes can be used. The unit size of the data object may or may not correspond to the unit size utilized at the requestor level. For example, the requestor may transfer blocks of user data of nominally 512 bytes in size. The data objects may have this same user data capacity, or may have some larger or smaller amounts of user data, including amounts that are non-integer multiples of the requestor block size. The output DO storage location from the DO tier selection module 166 is provided as an input to the memory module 104 to direct the storage of the data object at the designated physical address in the selected memory tier.

Referring again to FIG. 3, the decision to store the DO2 data object data in the RRAM module 146 may be based on a predicted or observed higher write priority as compared to the DO1 data object which was stored to the flash memory 152. Other DO attributes may influence the selection of the appropriate tier for the storage of the data objects, including read priority (e.g., frequent read requests), requestor level status, spatial or temporal locality to other data blocks, etc.

FIG. 6 depicts portions of the metadata (MD) storage manager 142 from FIG. 3 in accordance with some embodiments. An MD analysis engine 170 uses a number of factors such as the DO attributes, the DO storage location, the existing MD (if available) and memory tier information from the database 162 to select a format, granularity and storage location for the metadata unit 114. An MD generator 172 generates the metadata unit and a tier selection module 174 selects an appropriate tier level for the metadata. In some cases, multiple data objects may be grouped together and described by a single metadata unit.

As before, the MD tier selection module 174 outputs an MD storage location value that directs the memory structure 104 to store the metadata unit at the appropriate physical location in the selected memory tier. A top level MD data structure such as MD table 176, which may be maintained in a separate memory location or distributed through the memory structure 104, may be updated to reflect the physical location of the metadata for future reference. The MD data structure 176 may be in the form of a lookup table that correlates logical addresses (e.g., LBAs) to the associated metadata units.

Once the data objects and the associated metadata units are stored to the memory structure 104, read and write processing is carried out to service access operations requested by a requestor (e.g. host). As shown in FIG. 7, a read request for a selected LBA, or range of LBAs, is serviced by locating the metadata associated with the selected LBA(s) through access to the MD data structure 176 or other data structure, as represented at block 180. The physical location at which the metadata unit is stored is identified and a read operation is carried out to retrieve the metadata unit to a local memory (such as a volatile buffer memory of the device 100). The address information for the data object described by the metadata unit is extracted and used to carry out a read operation to retrieve a copy of the user data portion of the data object for transfer to the requestor, as represented at block 182.

As part of the read operation, the metadata unit may be updated to reflect an increase in the read count for the associated data object, block 184 (if such is stored at the MD level). Other parametrics relating to the memory may be recorded as well to the memory tier data structure 162 (FIGS. 5-6), such as observed bit error rate (BER), incremented read counts, measured drift parametrics, etc. It is contemplated, although not necessarily required, that the new updated metadata unit will be maintained in the same memory tier as before.

In the case of rewriteable memory tiers (e.g., tiers 144-150), the new updates to the metadata (e.g., incremented read count, state information, etc.) may be overwritten onto the existing metadata for the associated data object. For metadata stored to an erasable memory tier (e.g., flash memory 152), the metadata unit (or a portion thereof) may be written to a new location in the tier.

It is noted that a given metadata unit may be distributed across the different tiers so that portions requiring frequent updates are stored in one tier that can easily accommodate frequent updates (such as a rewriteable tier and/or a tier with greater endurance) and more stable portions of the metadata that are less frequently updated can be maintained in a different tier (such as an eraseable tier and/or a tier with lower endurance).

FIG. 8 depicts a write operation for a selected LBA, or range of LBAs. A write command and an associated set of user data are provided from the requestor to the device 100 for storage in the memory structure 104. As before, an initial metadata lookup operation at block 186 locates a previously stored most current version of the data, if such exists. If so, the metadata are retrieved and a preliminary write amplification filtering analysis may take place at block 188 to ensure the newly presented data represent a different version of data such as through the use of the aforementioned hash values 120 in FIG. 2.

The steps described in FIGS. 5-6 above are repeated for the newly presented write data. A data object 112 (FIG. 2) is generated and an appropriate memory tier level is selected at block 190. A corresponding metadata unit 114 (FIG. 2) is generated and an appropriate memory tier level is selected at block 192. The data object is stored at block 194, and the metadata unit is stored at block 196. It will be noted that in the case where a previous version of the data is resident in the memory structure 104, the new data object and the new metadata unit may, or may not, be stored in the same respective memory tier levels as the previous version data object and metadata unit. The previous version data object and metadata may be marked stale and adjusted as required, such as by the addition of one or more forward pointers in the old MD unit to point to the new location, as indicated at block 198.

The metadata granularity is selected based on characteristics of the corresponding data object. As used herein, granularity generally refers to the unit size of user data described by a given metadata unit; the smaller the metadata granularity, the smaller the unit size and vice versa. As the metadata granularity decreases, the size of the metadata unit may increase. This is because the metadata needed to describe 1 megabyte (MB) of user data as a single unit (large granularity) would be significantly smaller than the metadata required to individually describe each 16 bytes (or 512 bytes, etc.) of that same 1 MB of user data (small granularity).

In some cases, the designer may allocate a certain total amount of storage for metadata and the rest for user data (data objects). The question then becomes, how best to allocate the metadata for the data objects. By adaptively adjusting the granularity of the various metadata units based on workload, portions of user data that are accessed in large sets may justify a smaller metadata granularity, whereas portions of user data that are accessed in smaller increments may justify an increase in the metadata granularity for those sets. Once the metadata granularity is adjusted, a further decision opportunity becomes available in that the newly sized metadata may be more effectively stored in a different tier of the memory structure. Thus, in some embodiments, decisions are made with regard to where data objects and metadata units are stored in various tiers and then workload and memory attributes (e.g., endurance, measured performance, aging, etc.) allow both the data objects and the metadata to be moved to locations that support efficient data I/O rates.

As represented by a metadata granularity adjustment module 200 in FIG. 9, the metadata granularity (and metadata level) may be selected, and subsequently adjusted, based on a number of factors including workload (e.g., read/write counts on the associated data object), throughput/latency of the various memory tiers, endurance characteristics of the various memory tiers, and actual or predicted wear of the memory tiers and space available in the memory such as in terms of percentage available for each tier or for the total system.

The metadata units are allocated to the various memory tiers according to a memory organization scheme that takes into account memory endurance, speed, power requirements, latency and other memory attribute factors. Data attribute factors include the relative unit sizes of the data objects (see e.g., FIGS. 4A-4B), the update frequency of the data objects, whether the data objects are in a write intensive or read intensive environment, and whether significant read-modify-write operations are carried out. Each of these considerations will be discussed in turn.

With regard to data object size, when a large data object is updated as a unit (see e.g., FIG. 4A), only a relatively small amount of metadata may be required to describe this information. A relatively small metadata unit can be stored in a low bandwidth and low endurance memory tier because the rate of the user data updates in the data object will tend to be relatively low. A small metadata unit can thus be stored downstream from the data object (e.g., the metadata unit in a lower tier and the data object in a higher tier). A slower readback rate for the metadata unit can be accommodated as compared to the readback rate of the corresponding data object since the metadata unit is significantly smaller than the data object.

Conversely, when a relatively smaller data object (see e.g., FIG. 4B) is written frequently with other random small objects in a write intensive environment, the metadata granularity will be adjusted to match the small object size. The location of the metadata will be selected such that the metadata units for the data objects are in a faster rewriteable memory with greater endurance to accommodate a greater frequency of metadata updates.

In a read intensive environment, the granularity of the metadata can be adjusted such that a larger portion, or all, of the metadata can be stored in a memory tier that does not require a large amount of updates. This is because read operations tend to result in relatively smaller (if any) adjustments to the metadata; no changes in address storage location for the data object usually take place unless an error recovery routine is initiated to enable recovery of the data, and so the types of metadata updates for read operations may be limited to metrics such as increments in read counts, observed bit error rates, measured drift, etc.

A read intensive environment may thus enable storage of the metadata in a compressed form to reduce the metadata size. A higher tier of memory can be used based on the reduced size, although the compressed metadata can be placed in any suitable location.

In a read-modify-write environment, a relatively large set of user data is transferred to the device from the requestor with updates, but generally only a small subset of the data blocks are actually updated and the rest remain unchanged. For example, a set of 100 LBAs may be frequently presented as a unit for updating, but only a small number of the LBAs (e.g., 5-10) are actually modified from one write event to the next. In such a case, the device may elect to only store the updates to the changed LBAs and maintain the originally written LBAs in the previous storage location.

A read-modify-write operation may thus include reading the previously stored data object, performing a comparison between the previously stored data object and the new data object to identify those data blocks which have been identified as having been changed, and writing the changed data blocks to the memory structure 104. The metadata granularity may be adjusted to an appropriate level to enable tracking of these changes and allow the device 100 to recover the most current version of the data.

In some embodiments, a read-modify-write environment for large data objects involving many data blocks (LBAs) may result in the writing of the initial data set to an erasable tier (e.g., the flash memory tier 152). Updated LBAs may be written to a rewriteable tier (e.g., the NVRAM, RRAM, PCRAM or STRAM tiers 144-150). Once sufficient workload history has been accumulated (e.g., to be able to distinguish between read-modify-writes and small random writes), the entire data object may be migrated to a more suitable memory tier. The granularity of the metadata may be modified and the modified metadata moved to a more suitable memory tier as well. It can be seen that, generally, the larger the data objects (e.g., data objects involving many LBAs), the more likely it may be that read-modify-writes will occur. Adjusting both the data object and metadata sizes based on workload can thus achieve improved performance levels that balance metadata complexity and granularity with storage capacity and throughput.

It is contemplated, although not necessarily required, that each memory tier in the multi-tiered memory structure 104 will store both data objects and metadata units (albeit not necessarily related to each other). It follows that there will be a trade-off in determining how much memory capacity in each tier should be allocated for the storage of data objects, and how much memory capacity in each tier should be allocated for the storage of metadata. The respective percentages (e.g., X % for data objects and 100−X % for metadata units) for each memory tier may be adaptively adjusted based on the various factors listed above. Generally, it has been found that enhanced performance may arise through the use of higher memory tiers for the metadata in small random write environments so that the granularity of the metadata can be adjusted to reduce the incidence of read-modify-writes on the data objects.

Numerous characteristics and advantages of various embodiments of the present disclosure have been set forth in the foregoing description, together with structural and functional details. Nevertheless, this detailed description is illustrative only, and changes may be made in detail, especially in matters of structure and arrangements of parts within the principles of the present disclosure to the full extent indicated by the broad general meaning of the terms in which the appended claims are expressed.

Claims (20)

What is claimed is:
1. A method comprising:
assembling a controller with first and second non-volatile memory tiers into a multi-tier memory structure, the first and second non-volatile memory tiers having different data transfer attributes and different types of memory,
generating a first metadata to describe a first data object;
creating a second metadata to describe a second data object, the first and second metadata each having a common metadata unit size, the first and second data objects each having a common object unit size; and
modifying the common metadata unit size of the first metadata with a metadata granularity adjustment module of the multi-tier memory structure to an adjusted metadata unit size in response to a detected workload number of data access counts of the first data object, the common and adjusted metadata unit sizes being different.
2. The method of claim 1, wherein a data object analysis engine of the multi-tier memory structure receives data blocks and the first metadata to generate the first data object and a data object storage location in the multi-tier memory structure.
3. The method of claim 2, wherein the first metadata exists in the multi-tier memory structure prior to generation of the first data object.
4. The method of claim 3, wherein the first metadata describes a prior version of the data blocks.
5. The method of claim 2, wherein a data object generator of the data object analysis engine analyzes the data blocks and assigns the common object unit size in response to a content of the data blocks.
6. The method of claim 1, wherein a metadata analysis engine of the multi-tier memory structure receives data object attributes and a data object storage location to generate the first metadata.
7. The method of claim 6, wherein the metadata analysis engine receives existing metadata from the multi-tier memory structure to generate the first metadata.
8. The method of claim 1, wherein the metadata granularity adjustment receives data object access history and memory tier attributes to generate the adjusted metadata unit size.
9. The method of claim 1, wherein the first and second data objects have different amounts of user data.
10. The method of claim 1, wherein the workload corresponds with a size of a user data set being accessed, the user data set comprising the first data set.
11. A method comprising:
assembling a controller with first, second, and third non-volatile memory tiers into a multi-tier memory structure, the first, second, and third non-volatile memory tiers having different data transfer attributes and different types of memory,
generating a first metadata to describe a first data object;
storing the first data object and first metadata in the first non-volatile memory tier;
creating a second metadata to describe a second data object, the first and second metadata each having a common metadata unit size, the first and second data objects each having a common object unit size;
writing the second data object to the second non-volatile memory tier;
modifying the common metadata unit size of the first metadata with a metadata granularity adjustment module of the multi-tier memory structure to an adjusted metadata unit size in response to a detected workload number of data access counts to the first data object, the common and adjusted metadata unit sizes being different; and
moving the first metadata to the third non-volatile memory tier based on the adjusted metadata unit size.
12. The method of claim 11, wherein a data object storage manager of the multi-tier memory structure assigns the first data object to the first non-volatile memory tier in response to a predicted write priority.
13. The method of claim 11, wherein the third non-volatile memory tier has faster data access performance than the first non-volatile memory tier.
14. The method of claim 11, wherein the third non-volatile memory tier has a slower data access performance than the first non-volatile memory tier.
15. The method of claim 11, wherein the metadata granularity adjustment module is triggered to modify the first metadata by an update to the first data object.
16. The method of claim 11, wherein a write amplification filter is applied by the controller when a write request for the first data object is received.
17. The method of claim 11, wherein the second metadata is moved to the third non-volatile memory tier with the common metadata unit size.
18. The method of claim 11, wherein the second data object is moved to a fourth memory tier of the multi-tier non-volatile memory structure in response to a change in a frequency of read requests for the second data object.
19. An apparatus comprising a multi-tier memory structure having a controller and a plurality of non-volatile memory tiers each with different data transfer attributes and different types of memory, the multi-tier memory structure having first and second metadata respectively describing first and second data objects, the first and second metadata each having a common metadata unit size and the first and second data objects having a common object unit size, the multi-tier memory structure comprising a metadata granularity adjustment module adapted to modify the common metadata unit size of the first metadata to an adjusted metadata unit size in response to a detected number of data accesses to the first data object over time in at least one of the plurality of non-volatile memory tiers, the common and adjusted metadata unit sizes being different.
20. The apparatus of claim 19, wherein the first and second data objects each comprise user generated data and error correction code, the first and second metadata each comprise data object attributes, memory attributes, and at least one address.
US15/412,184 2013-02-08 2017-01-23 Multi-tiered memory with different metadata levels Active US10430084B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US13/762,882 US9552288B2 (en) 2013-02-08 2013-02-08 Multi-tiered memory with different metadata levels
US15/412,184 US10430084B2 (en) 2013-02-08 2017-01-23 Multi-tiered memory with different metadata levels

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15/412,184 US10430084B2 (en) 2013-02-08 2017-01-23 Multi-tiered memory with different metadata levels

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/762,882 Continuation US9552288B2 (en) 2013-02-08 2013-02-08 Multi-tiered memory with different metadata levels

Publications (2)

Publication Number Publication Date
US20170131902A1 US20170131902A1 (en) 2017-05-11
US10430084B2 true US10430084B2 (en) 2019-10-01

Family

ID=51298301

Family Applications (2)

Application Number Title Priority Date Filing Date
US13/762,882 Active 2033-12-23 US9552288B2 (en) 2013-02-08 2013-02-08 Multi-tiered memory with different metadata levels
US15/412,184 Active US10430084B2 (en) 2013-02-08 2017-01-23 Multi-tiered memory with different metadata levels

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US13/762,882 Active 2033-12-23 US9552288B2 (en) 2013-02-08 2013-02-08 Multi-tiered memory with different metadata levels

Country Status (1)

Country Link
US (2) US9552288B2 (en)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015116173A2 (en) * 2014-01-31 2015-08-06 Hewlett-Packard Development Company, L.P. Unifying memory controller
US9652415B2 (en) 2014-07-09 2017-05-16 Sandisk Technologies Llc Atomic non-volatile memory data transfer
US9904621B2 (en) 2014-07-15 2018-02-27 Sandisk Technologies Llc Methods and systems for flash buffer sizing
US9645744B2 (en) 2014-07-22 2017-05-09 Sandisk Technologies Llc Suspending and resuming non-volatile memory operations
US9436397B2 (en) 2014-09-23 2016-09-06 Sandisk Technologies Llc. Validating the status of memory operations
US20170262189A1 (en) * 2014-09-26 2017-09-14 City Of Hope Memory management system and methods
US9558125B2 (en) 2014-10-27 2017-01-31 Sandisk Technologies Llc Processing of un-map commands to enhance performance and endurance of a storage device
US9952978B2 (en) 2014-10-27 2018-04-24 Sandisk Technologies, Llc Method for improving mixed random performance in low queue depth workloads
US9753649B2 (en) 2014-10-27 2017-09-05 Sandisk Technologies Llc Tracking intermix of writes and un-map commands across power cycles
US9817752B2 (en) * 2014-11-21 2017-11-14 Sandisk Technologies Llc Data integrity enhancement to protect against returning old versions of data
US9824007B2 (en) * 2014-11-21 2017-11-21 Sandisk Technologies Llc Data integrity enhancement to protect against returning old versions of data
CN104462362B (en) * 2014-12-08 2018-03-06 曙光信息产业(北京)有限公司 A kind of data storage, inquiry, loading method and device
US20160364172A1 (en) * 2015-06-09 2016-12-15 Ultrata Llc Infinite memory fabric hardware implementation with memory
US9647697B2 (en) 2015-03-16 2017-05-09 Sandisk Technologies Llc Method and system for determining soft information offsets
US9772796B2 (en) 2015-04-09 2017-09-26 Sandisk Technologies Llc Multi-package segmented data transfer protocol for sending sub-request to multiple memory portions of solid-state drive using a single relative memory address
US9753653B2 (en) 2015-04-14 2017-09-05 Sandisk Technologies Llc High-priority NAND operations management
US9864545B2 (en) 2015-04-14 2018-01-09 Sandisk Technologies Llc Open erase block read automation
US10372529B2 (en) 2015-04-20 2019-08-06 Sandisk Technologies Llc Iterative soft information correction and decoding
US9778878B2 (en) 2015-04-22 2017-10-03 Sandisk Technologies Llc Method and system for limiting write command execution
US9870149B2 (en) 2015-07-08 2018-01-16 Sandisk Technologies Llc Scheduling operations in non-volatile memory devices using preference values
US9715939B2 (en) 2015-08-10 2017-07-25 Sandisk Technologies Llc Low read data storage management
US10042751B1 (en) * 2015-09-30 2018-08-07 EMC IP Holding Company LLC Method and system for multi-tier all-flash array
US20170116154A1 (en) * 2015-10-23 2017-04-27 The Intellisis Corporation Register communication in a network-on-a-chip architecture
US10228990B2 (en) 2015-11-12 2019-03-12 Sandisk Technologies Llc Variable-term error metrics adjustment
US10126970B2 (en) 2015-12-11 2018-11-13 Sandisk Technologies Llc Paired metablocks in non-volatile storage device
US9898222B2 (en) * 2015-12-24 2018-02-20 Intel IP Corporation SoC fabric extensions for configurable memory maps through memory range screens and selectable address flattening
US9837146B2 (en) 2016-01-08 2017-12-05 Sandisk Technologies Llc Memory system temperature management
US10241719B2 (en) 2016-06-27 2019-03-26 International Business Machines Corporation Dynamic granularity for storage optimization
KR20180003713A (en) 2016-06-30 2018-01-10 삼성전자주식회사 Storage device including nonvolatile memory device and controller
US10481830B2 (en) 2016-07-25 2019-11-19 Sandisk Technologies Llc Selectively throttling host reads for read disturbs in non-volatile memory system
KR20180025491A (en) 2016-08-31 2018-03-09 삼성전자주식회사 Storage device and operating mehtod of storage device
US10359953B2 (en) * 2016-12-16 2019-07-23 Western Digital Technologies, Inc. Method and apparatus for offloading data processing to hybrid storage devices
US10318180B1 (en) * 2016-12-20 2019-06-11 EMC IP Holding Cmpany LLC Metadata paging mechanism tuned for variable write-endurance flash
TWI646554B (en) * 2017-03-28 2019-01-01 慧榮科技股份有限公司 Data storage device, and its method of operation

Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020143773A1 (en) 2000-03-01 2002-10-03 Steven Spicer Secure network resource access system
US20030204699A1 (en) 2002-04-24 2003-10-30 Talagala Nisha D. Method for embedding integrity metadata
US20060149902A1 (en) 2005-01-06 2006-07-06 Samsung Electronics Co., Ltd. Apparatus and method for storing data in nonvolatile cache memory considering update ratio
US7146377B2 (en) 2000-09-11 2006-12-05 Agami Systems, Inc. Storage system having partitioned migratable metadata
US7386552B2 (en) 2001-12-06 2008-06-10 Hitachi, Ltd. Methods of migrating data between storage apparatuses
US20080168228A1 (en) * 2005-07-15 2008-07-10 David John Carr Virtualization engine and method, system, and computer program product for managing the storage of data
US20090172259A1 (en) 2007-12-27 2009-07-02 Pliant Technology, Inc. Mass storage controller volatile memory containing metadata related to flash memory storage
US7653836B1 (en) 2005-06-10 2010-01-26 American Megatrends, Inc Logging metadata modifications in a data storage system
US20110289049A1 (en) 2010-05-19 2011-11-24 Microsoft Corporation Scaleable fault-tolerant metadata service
US8089895B1 (en) * 2002-07-02 2012-01-03 Juniper Networks, Inc. Adaptive network flow analysis
US20120023282A1 (en) 2010-07-21 2012-01-26 Seagate Technology Llc Multi-Tier Address Mapping in Flash Memory
US20120079192A1 (en) 2010-09-29 2012-03-29 International Business Machines Corporation Methods for managing ownership of redundant data and systems thereof
US20120271982A1 (en) 2011-04-25 2012-10-25 Microsoft Corporation Intelligent flash reprogramming
US20130019072A1 (en) 2011-01-19 2013-01-17 Fusion-Io, Inc. Apparatus, system, and method for managing out-of-service conditions
US20130073789A1 (en) 2011-09-16 2013-03-21 Apple Inc. Systems and methods for configuring non-volatile memory
US20130080732A1 (en) 2011-09-27 2013-03-28 Fusion-Io, Inc. Apparatus, system, and method for an address translation layer
US20130132674A1 (en) * 2011-11-21 2013-05-23 Lsi Corporation Method and system for distributing tiered cache processing across multiple processors
US20130138908A1 (en) 2011-11-30 2013-05-30 Hitachi, Ltd. Storage system and pool capacity scale-down control method
US8463825B1 (en) 2010-04-27 2013-06-11 Tintri Inc. Hybrid file system for virtual machine storage
US20130166822A1 (en) * 2011-12-23 2013-06-27 International Business Machines Corporation Solid-state storage management
US8538998B2 (en) 2008-02-12 2013-09-17 Oracle International Corporation Caching and memory optimizations for multi-layer XML customization
US20130265825A1 (en) * 2012-04-10 2013-10-10 Paul A. Lassa System and method for micro-tiering in non-volatile memory
US8560729B2 (en) 2007-02-09 2013-10-15 Onmobile Global Limited Method and apparatus for the adaptation of multimedia content in telecommunications networks
US20140082310A1 (en) 2012-09-14 2014-03-20 Hitachi, Ltd. Method and apparatus of storage tier and cache management
US20140108703A1 (en) * 2010-03-22 2014-04-17 Lsi Corporation Scalable Data Structures for Control and Management of Non-Volatile Storage
US20140208017A1 (en) 2013-01-22 2014-07-24 International Business Machines Corporation Thinly provisioned flash cache with shared storage pool
US8843459B1 (en) * 2010-03-09 2014-09-23 Hitachi Data Systems Engineering UK Limited Multi-tiered filesystem
US20140297977A1 (en) * 2011-12-21 2014-10-02 Fujitsu Limited Managing apparatus
US9256542B1 (en) * 2008-09-17 2016-02-09 Pmc-Sierra Us, Inc. Adaptive intelligent storage controller and associated methods

Patent Citations (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020143773A1 (en) 2000-03-01 2002-10-03 Steven Spicer Secure network resource access system
US7146377B2 (en) 2000-09-11 2006-12-05 Agami Systems, Inc. Storage system having partitioned migratable metadata
US7386552B2 (en) 2001-12-06 2008-06-10 Hitachi, Ltd. Methods of migrating data between storage apparatuses
US20030204699A1 (en) 2002-04-24 2003-10-30 Talagala Nisha D. Method for embedding integrity metadata
US8089895B1 (en) * 2002-07-02 2012-01-03 Juniper Networks, Inc. Adaptive network flow analysis
US20060149902A1 (en) 2005-01-06 2006-07-06 Samsung Electronics Co., Ltd. Apparatus and method for storing data in nonvolatile cache memory considering update ratio
US7653836B1 (en) 2005-06-10 2010-01-26 American Megatrends, Inc Logging metadata modifications in a data storage system
US20080168228A1 (en) * 2005-07-15 2008-07-10 David John Carr Virtualization engine and method, system, and computer program product for managing the storage of data
US8560729B2 (en) 2007-02-09 2013-10-15 Onmobile Global Limited Method and apparatus for the adaptation of multimedia content in telecommunications networks
US20090172259A1 (en) 2007-12-27 2009-07-02 Pliant Technology, Inc. Mass storage controller volatile memory containing metadata related to flash memory storage
US8538998B2 (en) 2008-02-12 2013-09-17 Oracle International Corporation Caching and memory optimizations for multi-layer XML customization
US9256542B1 (en) * 2008-09-17 2016-02-09 Pmc-Sierra Us, Inc. Adaptive intelligent storage controller and associated methods
US8843459B1 (en) * 2010-03-09 2014-09-23 Hitachi Data Systems Engineering UK Limited Multi-tiered filesystem
US20140108703A1 (en) * 2010-03-22 2014-04-17 Lsi Corporation Scalable Data Structures for Control and Management of Non-Volatile Storage
US8463825B1 (en) 2010-04-27 2013-06-11 Tintri Inc. Hybrid file system for virtual machine storage
US20110289049A1 (en) 2010-05-19 2011-11-24 Microsoft Corporation Scaleable fault-tolerant metadata service
US20120023282A1 (en) 2010-07-21 2012-01-26 Seagate Technology Llc Multi-Tier Address Mapping in Flash Memory
US20120079192A1 (en) 2010-09-29 2012-03-29 International Business Machines Corporation Methods for managing ownership of redundant data and systems thereof
US20130019072A1 (en) 2011-01-19 2013-01-17 Fusion-Io, Inc. Apparatus, system, and method for managing out-of-service conditions
US20120271982A1 (en) 2011-04-25 2012-10-25 Microsoft Corporation Intelligent flash reprogramming
US20130073789A1 (en) 2011-09-16 2013-03-21 Apple Inc. Systems and methods for configuring non-volatile memory
US20130080732A1 (en) 2011-09-27 2013-03-28 Fusion-Io, Inc. Apparatus, system, and method for an address translation layer
US20130132674A1 (en) * 2011-11-21 2013-05-23 Lsi Corporation Method and system for distributing tiered cache processing across multiple processors
US20130138908A1 (en) 2011-11-30 2013-05-30 Hitachi, Ltd. Storage system and pool capacity scale-down control method
US20140297977A1 (en) * 2011-12-21 2014-10-02 Fujitsu Limited Managing apparatus
US20130166822A1 (en) * 2011-12-23 2013-06-27 International Business Machines Corporation Solid-state storage management
US20130265825A1 (en) * 2012-04-10 2013-10-10 Paul A. Lassa System and method for micro-tiering in non-volatile memory
US20140082310A1 (en) 2012-09-14 2014-03-20 Hitachi, Ltd. Method and apparatus of storage tier and cache management
US20140208017A1 (en) 2013-01-22 2014-07-24 International Business Machines Corporation Thinly provisioned flash cache with shared storage pool

Also Published As

Publication number Publication date
US20170131902A1 (en) 2017-05-11
US20140229656A1 (en) 2014-08-14
US9552288B2 (en) 2017-01-24

Similar Documents

Publication Publication Date Title
Hu et al. Write amplification analysis in flash-based solid state drives
US8745319B2 (en) Flash memory based storage devices utilizing magnetoresistive random access memory (MRAM) to store control information facilitating wear leveling
US8949568B2 (en) Memory storage device, and a related zone-based block management and mapping method
US7941692B2 (en) NAND power fail recovery
US7890550B2 (en) Flash memory system and garbage collection method thereof
KR101394845B1 (en) Systems and methods for obtaining and using nonvolatile memory health information
KR101498673B1 (en) Solid state drive, data storing method thereof, and computing system including the same
CN102576293B (en) Data management in solid storage device and Bedding storage system
EP2441004B1 (en) Memory system having persistent garbage collection
US8417878B2 (en) Selection of units for garbage collection in flash memory
US7761655B2 (en) Storage system and method of preventing deterioration of write performance in storage system
US8103820B2 (en) Wear leveling method and controller using the same
US9489263B2 (en) Selective ECC refresh for on die buffered non-volatile memory
CN102012867B (en) Data storage system
KR101038167B1 (en) Information processing device including memory management device managing access from processor to memory and memory management method
US9767032B2 (en) Systems and methods for cache endurance
US8533391B2 (en) Storage device and user device including the same
KR101717644B1 (en) Apparatus, system, and method for caching data on a solid-state storage device
JP2015505078A (en) Storage device having a plurality of nonvolatile semiconductor storage media, placing hot data in long-life storage medium, and placing cold data in short-life storage medium, and storage control method
US20140006898A1 (en) Flash memory with random partition
US9941007B2 (en) Solid state drive architectures
US9639282B2 (en) Variable bit encoding per NAND flash cell to improve device endurance and extend life of flash-based storage devices
US9256527B2 (en) Logical to physical address mapping in storage systems comprising solid state memory devices
US8762622B2 (en) Enhanced MLC solid state device
TWI463315B (en) Data storage apparatus and method for data storage

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEAGATE TECHNOLOGY LLC, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GOSS, RYAN JAMES;GAERTNER, MARK ALLEN;STEINER, MICHAEL JOSEPH;SIGNING DATES FROM 20130204 TO 20130207;REEL/FRAME:041044/0496

STPP Information on status: patent application and granting procedure in general

Free format text: NON FINAL ACTION MAILED

STPP Information on status: patent application and granting procedure in general

Free format text: RESPONSE TO NON-FINAL OFFICE ACTION ENTERED AND FORWARDED TO EXAMINER

STPP Information on status: patent application and granting procedure in general

Free format text: NOTICE OF ALLOWANCE MAILED -- APPLICATION RECEIVED IN OFFICE OF PUBLICATIONS

STPP Information on status: patent application and granting procedure in general

Free format text: PUBLICATIONS -- ISSUE FEE PAYMENT VERIFIED

STCF Information on status: patent grant

Free format text: PATENTED CASE