US10084692B2 - Streaming bridge design with host interfaces and network on chip (NoC) layers - Google Patents
Streaming bridge design with host interfaces and network on chip (NoC) layers Download PDFInfo
- Publication number
- US10084692B2 US10084692B2 US15/608,673 US201715608673A US10084692B2 US 10084692 B2 US10084692 B2 US 10084692B2 US 201715608673 A US201715608673 A US 201715608673A US 10084692 B2 US10084692 B2 US 10084692B2
- Authority
- US
- United States
- Prior art keywords
- bridge
- streaming
- noc
- host
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/302—Route determination based on requested QoS
- H04L45/306—Route determination based on the nature of the carried application
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/02—Topology update or discovery
- H04L45/10—Routing in connection-oriented networks, e.g. X.25 or ATM
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L45/00—Routing or path finding of packets in data switching networks
- H04L45/74—Address processing for routing
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L47/00—Traffic control in data switching networks
- H04L47/10—Flow control; Congestion control
- H04L47/36—Flow control; Congestion control by determining packet size, e.g. maximum transfer unit [MTU]
- H04L47/365—Dynamic adaptation of the packet size
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L49/00—Packet switching elements
- H04L49/10—Packet switching elements characterised by the switching fabric construction
- H04L49/109—Integrated on microchip, e.g. switch-on-chip
Definitions
- Methods and example implementations described herein are directed to a streaming bridge design, and more specifically, to a bridge design that is operatively coupled with multiple System-on-Chip (SoC) host interfaces and Network on Chip (NoC) Layers.
- SoC System-on-Chip
- NoC Network on Chip
- SoCs System-on-Chips
- CMPs Chip Multi-Processors
- the on-chip interconnect plays a role in providing high-performance communication between the various components. Due to scalability limitations of traditional buses and crossbar based interconnects, Network-on-Chip (NoC) has emerged as a paradigm to interconnect a large number of components on the chip.
- NoC is a global shared communication infrastructure made up of several routing nodes interconnected with each other using point-to-point physical links.
- Messages are injected by the source and are routed from the source node to the destination node over multiple intermediate nodes and physical links.
- the destination node then ejects the message and provides the message to the destination.
- the terms ‘components’, ‘blocks’, ‘hosts’ or ‘cores’ will be used interchangeably to refer to the various system components that are interconnected using a NoC. Terms ‘routers’ and ‘nodes’ will also be used interchangeably. Without loss of generalization, the system with multiple interconnected components will itself be referred to as a ‘multi-core system’.
- Packets are message transport units for intercommunication between various components.
- a NoC provides maximum benefit to a system when requests and responses are packetized.
- the use of packets allows a reduction in hardware cost so that no dedicated connections are required between components. Existing connections can be time shared for packets from different sources going to different destinations. If a section of the NoC is compromised, packets can be automatically re-routed to provide a graceful degradation of the system instead of a deadlock.
- packetizing and bridging the chosen component protocol to a NoC provides a good interconnect solution.
- routing techniques include deterministic routing, which involves choosing the same path from A to B for every packet. This form of routing is independent from the state of the network and does not load balance across path diversities, which might exist in the underlying network. However, such deterministic routing may implemented in hardware, maintains packet ordering and may be rendered free of network level deadlocks. Shortest path routing may minimize the latency as such routing reduces the number of hops from the source to the destination. For this reason, the shortest path may also be the lowest power path for communication between the two components. Dimension-order routing is a form of deterministic shortest path routing in 2-D, 2.5-D, and 3-D mesh networks. In this routing scheme, messages are routed along each coordinates in a particular sequence until the message reaches the final destination.
- Dimension ordered routing may be minimal turn and shortest path routing.
- FIG. 1( a ) pictorially illustrates an example of XY routing in a two dimensional mesh. More specifically, FIG. 1( a ) illustrates XY routing from node ‘34’ to node ‘00’.
- each component is connected to only one port of one router.
- a packet is first routed over the x-axis till the packet reaches node ‘04’ where the x-coordinate of the node is the same as the x-coordinate of the destination node.
- the packet is next routed over the y-axis until the packet reaches the destination node.
- dimension order routing may not be feasible between certain source and destination nodes, and alternative paths may have to be taken.
- the alternative paths may not be shortest or minimum turn.
- Source routing and routing using tables are other routing options used in NoC.
- Adaptive routing can dynamically change the path taken between two points on the network based on the state of the network. This form of routing may be complex to analyze and implement.
- a NoC interconnect may contain multiple physical networks. Over each physical network, there may exist multiple virtual networks, wherein different message types are transmitted over different virtual networks. In this case, at each physical link or channel, there are multiple virtual channels; each virtual channel may have dedicated buffers at both end points. In any given clock cycle, only one virtual channel can transmit data on the physical channel.
- NoC interconnects may employ wormhole routing, wherein, a large message or packet is broken into small pieces known as flits (also referred to as flow control digits).
- the first flit is the header flit, which holds information about this packet's route and key message level info along with payload data and sets up the routing behavior for all subsequent flits associated with the message.
- one or more body flits follows the head flit, containing the remaining payload of data.
- the final flit is the tail flit, which in addition to containing the last payload also performs some bookkeeping to close the connection for the message.
- virtual channels are often implemented.
- the physical channels are time sliced into a number of independent logical channels called virtual channels (VCs).
- VCs provide multiple independent paths to route packets, however they are time-multiplexed on the physical channels.
- a virtual channel holds the state needed to coordinate the handling of the flits of a packet over a channel. At a minimum, this state identifies the output channel of the current node for the next hop of the route and the state of the virtual channel (idle, waiting for resources, or active).
- the virtual channel may also include pointers to the flits of the packet that are buffered on the current node and the number of flit buffers available on the next node.
- wormhole plays on the way messages are transmitted over the channels: the output port at the next router can be so short that received data can be translated in the head flit before the full message arrives. This allows the router to quickly set up the route upon arrival of the head flit and then opt out from the rest of the conversation. Since a message is transmitted flit by flit, the message may occupy several flit buffers along its path at different routers, creating a worm-like image.
- different physical channels of the NoC interconnect may experience different levels of load and congestion.
- the capacity of various physical channels of a NoC interconnect is determined by the width of the channel (number of physical wires) and the clock frequency at which it is operating.
- Various channels of the NoC may operate at different clock frequencies, and various channels may have different widths based on the bandwidth requirement at the channel.
- the bandwidth requirement at a channel is determined by the flows that traverse over the channel and their bandwidth values. Flows traversing over various NoC channels are affected by the routes taken by various flows. In a mesh or Taurus NoC, there may exist multiple route paths of equal length or number of hops between any pair of source and destination nodes.
- YX route 203 in addition to the standard XY route between nodes 34 and 00, there are additional routes available, such as YX route 203 or a multi-turn route 202 that makes more than one turn from source to destination.
- the load at various channels may be controlled by intelligently selecting the routes for various flows.
- routes can be chosen such that the load on all NoC channels is balanced nearly uniformly, thus avoiding a single point of bottleneck.
- the NoC channel widths can be determined based on the bandwidth demands of flows on the channels.
- channel widths cannot be arbitrarily large due to physical hardware design restrictions, such as timing or wiring congestion. There may be a limit on the maximum channel width, thereby putting a limit on the maximum bandwidth of any single NoC channel.
- a channel width is also limited by the message size in the NoC. Due to these limitations on the maximum NoC channel width, a channel may not have enough bandwidth in spite of balancing the routes.
- Each NoC may be called a layer, thus creating a multi-layer NoC architecture.
- Hosts inject a message on a NoC layer; the message is then routed to the destination on the NoC layer, where it is delivered from the NoC layer to the host.
- each layer operates more or less independently from each other, and interactions between layers may only occur during the injection and ejection times.
- FIG. 2( a ) illustrates a two layer NoC. Here the two NoC layers are shown adjacent to each other on the left and right, with the hosts connected to the NoC replicated in both left and right diagrams.
- a host is connected to two routers in this example—a router in the first layer shown as R 1 , and a router is the second layer shown as R 2 .
- the multi-layer NoC is different from the 3D NoC, i.e. multiple layers are on a single silicon die and are used to meet the high bandwidth demands of the communication between hosts on the same silicon die. Messages do not go from one layer to another.
- the present application will utilize such a horizontal left and right illustration for multi-layer NoC to differentiate from the 3D NoCs, which are illustrated by drawing the NoCs vertically over each other.
- FIG. 2( b ) a host connected to a router from each layer, R 1 and R 2 respectively, is illustrated.
- Each router is connected to other routers in its layer using directional ports 301 , and is connected to the host using injection and ejection ports 302 .
- a bridge-logic 303 may sit between the host and the two NoC layers to determine the NoC layer for an outgoing message and sends the message from host to the NoC layer, and also perform the arbitration and multiplexing between incoming messages from the two NoC layers and delivers them to the host.
- the number of layers needed may depend upon a number of factors such as the aggregate bandwidth requirement of all traffic flows in the system, the routes that are used by various flows, message size distribution, maximum channel width, etc.
- the number of NoC layers in NoC interconnect is determined in a design, different messages and traffic flows may be routed over different NoC layers.
- the interconnect performance may depend on the NoC topology and where various hosts are placed in the topology with respect to each other and to what routers they are connected to. For example, if two hosts talk to each other frequently and require higher bandwidth than other interconnects, then they should be placed next to each other. This will reduce the latency for this communication which thereby reduces the global average latency, as well as reduce the number of router nodes and links over which the higher bandwidth of this communication must be provisioned.
- the cost and performance metrics can be, for example, average structural latency between all communicating hosts in number of router hops, or sum of bandwidth between all pair of hosts and the distance between them in number of hops, or some combination of these two.
- This optimization problem is known to be NP-hard and heuristic based approaches are often used.
- the hosts in a system may vary in shape and sizes with respect to each other, which puts additional complexity in placing them in a 2D planar NoC topology, packing them optimally while leaving little whitespaces, and avoiding overlapping hosts.
- Packets are message transport units for intercommunication between various components.
- a NoC provides maximum benefit to a system when requests and responses are packetized. Use of packets allows a reduction in hardware cost so that no dedicated connections are required between components. Existing connections can be time shared for packets from different sources going to different destinations. If a section of the NoC is compromised, packets can be automatically re-routed to provide graceful degradation of the system instead of a deadlock. Hence, packetizing and bridging the chosen component protocol to a NoC provides a good interconnect solution.
- Packetizing involves identifying a protocol that is flexible and compatible with many different protocols already in use. It should be able to work for all type of packets, reads, writes, barriers, posted or non-posted, ordered or out-of-order. It also should work for all packet lengths and sizes. Virtual channels inherent in the protocol should also be preserved over the NoC, or provided to the components as an enhancement.
- a bridging protocol employs wormhole routing, wherein the size of each flit is variable, and the number of flits are also variable. Additionally, the size of the flit, and hence the number of flits in the packet, may be different on the component size of the bridge than it is on the NoC side of the bridge.
- FIG. 3 shows multiple fields used in a bridging protocol on an ingress side of a bridge, going from an originating component into the bridge.
- a bridge can be called an “originating bridge” or a “transmitting bridge”.
- the head flit includes 1 bit indicating the start of packet (Start-of-Packet bit), an X-bit destination node identification field, a Y-bit destination interface identification field, and a Z-bit virtual channel identification field. These fields present in the head flit allow the originating bridge and the routers of the NoC to choose the way through which the packet needs to be sent to its destination. No data is present in the head flit. Data payload provided by the component begins from the second flit.
- Width of the data packet may be variable and decided beforehand. Length, or the number of flits in the data packet, may be variable and decided on-the-fly by the SoC component/host. SoC component signals a tail flit by setting the End-of-Packet bit. Validity of the payload of the packet may be indicated by a valid bit. It is possible that a SoC component does not provide data on each clock cycle. Each valid flit of the packet may only be sent by the component if a credit is available. Initial credits available to the SoC component may be set up based on FIFO depths within the originating bridge. A credit is consumed each time the component sends a valid flit. A credit is released by the bridge each time a valid flit is received and processed. Credits are accumulated by the component as they are received from the bridge.
- This protocol allows any number of fields to be sent as the data payload, as long as they are decoded correctly by the destination component.
- the protocol is lightweight and for each data or metadata flit, adds only three extra bits: Valid, Start-of-Packet and End-of-Packet.
- a CRC or parity field may be created by the component and added to the payload.
- the destination component on receiving this packet may strip the packet into the respective fields and match CRC or parity accordingly.
- FIG. 4 shows the fields used in the bridging protocol on the egress side of the bridge, going into the destination component.
- This bridge is referred to as the “destination bridge” or “receiving bridge”.
- the data or metadata width of the destination bridge can be different from that of the originating bridge.
- Head flit can include 1 bit indicating the start of packet and the tail flit can include 1 bit indicating the end of packet. For a short packet of only 1 flit, both Start-of-Packet and End-of-Packet bits can be set at the same time.
- all packet metadata such as destination node identification field, destination interface identification field and virtual channel identification fields are stripped away.
- each flit from the bridge to the component may be provided only in the presence of a credit.
- Initial credits within the bridge can be set up based on First in First Out (FIFO) depths within the destination SoC component.
- FIFO First in First Out
- Bridges can also be configured to facilitate the conversion between different channel widths, such as converting flits for one channel into another flit for a channel with a different width.
- packets sent from an originating component A are received by a destination component B in the same order as they are sent.
- the bridge and NoC may not do any reordering of packets.
- Virtual channels are provided within a network to allow priority or isochronous packets to meet latency deadlines.
- an originating component may choose a virtual channel and provide its information in the virtual channel identification field in the head flit of the packet.
- the originating bridge uses this information and uses a pre-decided routing table to arbitrate for this packet based on available credits, virtual channel priorities, and destination route.
- Virtual path from the source to the destination component can be maintained throughout the life of the packet within the NoC. Widths of the individual virtual channels are also flexible and may be programmed differently from each other as long as each width is less than the programmed width of the destination payload.
- the destination bridge receives the packet with the virtual channel identification field intact, and then arbitrates the packet based on destination, virtual channel priorities, and destination component port. In this way, the virtual path and priority of a packet is maintained throughout the NoC, between the originating component and destination component.
- the originating and destination bridges are flexible in terms of how they convert the packet on their egress sides.
- Each bridge may upsize and/or downsize the packet width to best suit the performance of the NoC. For instance, a protocol packet leaving the originating bridge and going further into the NoC may increase the size of the packet two-fold if the width of the NoC physical channel so allows, which as a result, reduces the latency seen within the NoC between origin and destination.
- FIG. 5 indicates the position of the NoC protocol. It is capable of converting any transaction in the layers below it, as well as a transaction from the Transport layer into the desired NoC packet protocol.
- the present application is directed to a network-on-chip (NoC) interconnect, which can connect various SoC components with each other using one or more streaming bridges, routers, and point to point links between the routers.
- NoC network-on-chip
- Aspect of the present application further relates to a streaming bridge that supports an architecture, which can efficiently simplify traffic management by managing transmission of a message (including one or more transaction packets) from an ingress side to an egress side according to the traffic profiles in SoC.
- streaming bridge of the present disclosure allows a higher degree of configurability.
- aspects of the present application may include a plurality of system traffic profiles supported in a system on chip (SoC), where each system traffic profile includes a set of traffic flows, which indicate a Network on Chip (NoC) hardware configuration that supports a plurality of unidirectional or bi-directional fully configurable streaming bridges.
- Traffic profile of a SoC can include transactions between various components in the SoC and their properties such as e.g., Quality of Service (QoS), priority, bandwidth and latency requirements, transaction sizes, etc.
- QoS Quality of Service
- the traffic profile information may be used to determine how various transactions may be routed in the NoC topology, and accordingly provision link capacities, virtual channels, and router nodes of the NoC. Accurate knowledge of the traffic profile can lead to an optimized NoC hardware with minimal over-provisioning in terms of link wires, virtual channel buffers and additional router nodes.
- aspects of the present application may also include a method, which involves designing a NoC that can support a variety of different component protocols. These protocols can each consists of different sets of data profiles of different data width and packet sizes.
- aspects of the present application may further include a configurable streaming TX bridge that supports a plurality of host TX interfaces based on start-of-packet (SOP), end-of-packet (EOP), validity of packet, and credit information.
- SOP start-of-packet
- EOP end-of-packet
- the configurable streaming bridge can also support N number of router layers with various virtual channels with specific credit information along with the SOP, EOP, Data, Data valid.
- aspects of the present application may include a streaming TX bridge at the ingress side where a transaction packet is injected, and can be configured to support various QoS profiles including priority and weights, wherein weights can give information regarding the type of packet received (such as normal or barrier packets) and can be marked from SOP through all data beats till EOP.
- a streaming TX bridge may check the incoming signal against all the entries at the lookup table. Each entry of the lookup table may include a key of the incoming information that can be used for matching against addresses of incoming requests, along with other parameters. Such a key can be formed by concatenating one or more ingress signals such as destination interface, destination host port identifier, and QoS parameters. If the key match is found, the information continues to pass through the streaming TX bridge to the router layer with new remap address from the matching access table entry.
- aspects of the present application may further include a streaming RX bridge at the egress side where a transaction packet received from the NoC interconnect is processed at the streaming RX bridge, which in turn supports a plurality of host RX interfaces that correspond to SoC destination components.
- the streaming RX bridge may be configured to support varied traffic profiles and protocols having different parameters including SOP, EOP, Data, Data Valid, and Credit information.
- Streaming RX bridge can also be configured to support multiple router layers with any number of virtual channels.
- aspects of the present application can further include an external optimization module that can compute mapping of a given traffic profile to the NoC and configure the NoC hardware by loading the computed mapping information; as part of the mapping process, performing load balancing between NoC layers by automatically assigning the transactions in the traffic profile to NoC layers, automatically determining the routes in the corresponding NoC layers and balancing load on various NoC channels based on the bandwidth requirements of the transactions, and in the process also utilizing the available NoC layers and virtual channels for deadlock avoidance and isolation properties of various transactions of the traffic profile.
- an external optimization module can compute mapping of a given traffic profile to the NoC and configure the NoC hardware by loading the computed mapping information; as part of the mapping process, performing load balancing between NoC layers by automatically assigning the transactions in the traffic profile to NoC layers, automatically determining the routes in the corresponding NoC layers and balancing load on various NoC channels based on the bandwidth requirements of the transactions, and in the process also utilizing the available NoC layers and virtual channels for deadlock avoidance and isolation properties of
- IC integrated circuit
- SoC system on chip
- aspects of the present application may include a computer readable storage medium storing instructions for executing a process.
- the instructions may involve, configuring a streaming TX bridge and a streaming RX bridge configured to support a plurality of system traffic profiles, wherein streaming TX bridge supports and is operatively coupled with a plurality of host TX interfaces and router layers, and the streaming RX bridge supports and is operatively coupled with a plurality of host RX interfaces and the router layers.
- aspects of the present application may include a system, which involves a host TX interface module having a plurality of SoC host TX interfaces and configured to process transaction packets from SoC hosts, a streaming TX bridge module configured to receive packets from the host TX interfaces and process the packets based on NoC interconnect protocol for onward transmission to the NoC router layers.
- the system may further include a streaming RX bridge module configured to receive packets from the NoC router layers, arbitrate the received packets, and process the packets for making them support multiple corresponding host RX interfaces.
- the system may further include a host RX interface module having a plurality of SoC host RX interfaces and configured to receive packets from the streaming RX bridge module.
- FIG. 1( a ) illustrates an example of XY routing in a related art two dimensional mesh.
- FIG. 1( b ) illustrates three different routes between a source and destination nodes.
- FIG. 2( a ) illustrates an example of a related art two layer NoC interconnect.
- FIG. 2( b ) illustrates the related art bridge logic between host and multiple NoC layers.
- FIG. 3 illustrates the processing of a packet going from an originating component to an originating bridge for onward transmission to NoC interconnect.
- FIG. 4 illustrates the processing of a packet received into a destination component from a destination bridge.
- FIG. 5 illustrates the position of NoC protocol in the OSI model of computer networking.
- FIG. 6 illustrates the transmission (TX) and receiving (RX) sections of a streaming bridge in accordance with an example implementation.
- FIG. 7 illustrates a flow diagram showing flow of transaction messages between host TX/RX interfaces and streaming TX/RX bridge in accordance with an example implementation.
- FIG. 8 illustrates example signals from host port interface to/from streaming bridge in accordance with an example implementation.
- FIG. 9 illustrates example signals from streaming bridge to/from NoC routers layers in accordance with an example implementation.
- FIG. 10 illustrates block diagram of a streaming TX bridge in accordance with an example implementation.
- FIG. 11 illustrates a flow diagram showing transmission of transaction packets through streaming TX bridge in accordance with an example implementation.
- FIG. 12 illustrates a block diagram of a streaming RX bridge in accordance with an example implementation.
- FIG. 13 illustrates a flow diagram showing processing of received transaction packets through streaming RX bridge in accordance with an example implementation.
- FIG. 14 illustrates a computer/server block diagram upon which the example implementations described herein may be implemented.
- a streaming NoC interconnect connects various components in a system on chip (SoC) with each other using a streaming bridge, multiple routers, and point-to-point links between the routers.
- Traffic profile of a SoC typically includes transactions between various components in the SoC and their properties (e.g., Quality of Service (QoS), priority, bandwidth and latency requirements, transaction sizes, etc.).
- QoS Quality of Service
- the traffic profile information may be used to determine how various transactions will be routed in the NoC topology, and accordingly provision link capacities, virtual channels, and router nodes of the NoC.
- Accurate knowledge of the traffic profile can lead to an optimized NoC hardware with minimal overprovisioning in terms of link wires, virtual channel buffers, and additional router nodes.
- SoCs today are designed to run a number of different applications, resulting in a NoC traffic profile that may differ based on how and in what market segments the SoC is deployed, and what applications are supported. Supporting a variety of traffic profiles offers several challenges in the NoC design and optimization.
- streaming bridge of the present application provides a relatively simple interface to the host ports/interfaces and performs simple packetization of host port data into NoC packets.
- the streaming bridge can provide up to N unidirectional (TX or RX) or bi-directional (TX and RX) interfaces to the host ports/interfaces.
- TX or RX unidirectional
- TX and RX bi-directional
- Each interface can receive and/or transmit transactions of fixed number of data bits per cycle.
- the number of bits or widths of the outgoing and incoming interfaces may be individually configurable.
- Outgoing transaction forwarding properties such as source host port id, source interface id, destination host port id, destination host interface id, and Quality of Service (QoS) may be factored by the proposed streaming bridge to accordingly identify the NoC router layers and process the transaction messages before it reaches the destination SoC component.
- QoS Quality of Service
- aspects of the present application can further include an external optimization module that can compute mapping of a given traffic profile to the NoC and configure the NoC hardware by loading the computed mapping information as part of the mapping process, performing load balancing between NoC layers by automatically assigning the transactions in the traffic profile to NoC layers, automatically determining the routes in the corresponding NoC layers, and balancing load on various NoC channels based on the bandwidth requirements of the transactions, and in the process also utilizing the available NoC layers and virtual channels for deadlock avoidance and isolation properties of various transactions of the traffic profile.
- External optimization module can provide external support for buffering of packets in external memory. External memory can be frequently used for storage of packets to achieve several objectives such as to provide intermediate storage when multiple stages of processing are to be performed within the system.
- Each stage can be operated on the packet and can be passed to the next stage or to provide deep elastic storage of many packets which may arrive from an injection interface at a higher rate than they can be sent on a transmit interface or to support the implementation of priority based scheduling of outbound packets that are waiting to be sent on a transmit interface.
- IC integrated circuit
- SoC system on chip
- NoC Network on Chip
- messages carried by the NoC are delineated by a start of message signal (SOM) and an end of message signal (EOM).
- SOM start of message signal
- EOM end of message signal
- SOM start-of-packet
- EOM end of message signal
- a packet can be segmented into units called chunks (with a maximum chunk size) and each chunk may be encapsulated inside a NoC message for communication from the source host interfaces to the destination host interfaces through the streaming bridge over multiple router layers.
- Each host interface may also be associated with its own clock that can operate asynchronously from the NoC clock.
- streaming bridge of the present application can be designed to interconnect with a variety of networks, where the volume of data flow through the bridge can significantly vary.
- FIG. 6 illustrates a section of streaming NoC 600 with N number of Host TX interfaces for a particular source host.
- host TX 601 can interface with streaming TX bridge 602 on the ingress side and with NoC router layers 603 on the egress side.
- Source host TX 601 can send a message to destination host RX 606 through the streaming TX bridge 602 to the router layers 603 , and further on to the streaming RX bridge 605 .
- the streaming TX bridge 602 and the streaming RX bridge 605 sit between the host TX 601 and the host RX 606 , wherein the streaming bridges help determine the NoC layer protocol, routing pattern, transmission properties, among other settings on NoC router layers to allow efficient processing and transmission of the packets.
- streaming bridges described herein may be transparent to the hosts of the interconnected SOCs.
- streaming bridge of the proposed architecture can transmit and receive data over multiple high speed serial transmit and receive channels, respectively, wherein the streaming TX bridge 602 receives packets at ingress side from the source host and can then perform arbitration and multiplexing on the received transmission packets based on packet attributes such as SOP, EOP, Data, Data Valid and Credit information thereof.
- packet attributes such as SOP, EOP, Data, Data Valid and Credit information thereof.
- the streaming TX bridge Based on the above mentioned attributes and the virtual channel information, destination interface identifier, destination host identifier received from the transaction packets, the streaming TX bridge identifies the appropriate number of router layers 603 as shown in FIG. 6 as layers L 0 , L 1 , L(N ⁇ 1), and L(N), which can deliver the received packets to the streaming RX Bridge 605 , and which performs arbitration based on destination component interfaces, and identifiers related thereto.
- NoC router layers 603 can deliver packets received from the host TX 601 to the host RX 606 at the egress side.
- streaming TX bridge 602 can output data information for transmission over respective serial transmit channels.
- Streaming TX bridge 602 can also encode and serialize the received data and then can transmit the serialized encoded data over the respective serial transmit channels.
- destination routers can interface with streaming RX bridge 605 on the ingress side and with the host RX 606 interfaces on the egress side.
- streaming RX bridge can receive the serialized encoded data over respective channels and then de-serialize and decode the received data for output to the desired and appropriate host RX interfaces.
- arbitration and multiplexing may also be performed at the streaming RX bridge end, which, for execution, typically depend on the size of incoming packets, bandwidth requirement of traffic flow, among other traffic related parameters. For instance, an incoming packet P(N) corresponding to N th host interface of host TX 601 can be received by the streaming TX bridge 602 at the ingress side 607 and at the egress side 608 , wherein the packet P(N) can then be converted to any defined/configurable size based on NoC interconnect/protocol and maintained throughout the NoC interconnect for delivery to the appropriate host RX interface.
- FIG. 7 illustrates a flow diagram 700 showing flow of transaction messages between host TX/RX interfaces and streaming TX/RX bridge in accordance with an example implementation.
- the streaming TX bridge receives one or more transaction packets from a plurality of host TX interfaces. Along with the packets, allied attributes and parameters such as SOP, EOP, destination interface identifier, destination interface identifier, virtual channel identifier, data validity flags, and credit information can also be received by the streaming TX bridge.
- the transaction packets are forwarded to one or more NoC router layers based on traffic parameters and information received from the source host TX.
- Streaming TX bridge may be configured to support any number of router layers with any number of virtual channels.
- Streaming TX bridge may also be configured to support a variety of QoS profiles with priority and weights that might be assigned or desired by the source/destination hosts.
- packets received at the NoC router layers may be processed and passed onwards to the streaming RX bridge for onwards transmission. Processing of packets at this stage may include transmitting the packets along with a single or a combination of virtual channels mentioned by the source host interface from the NoC router layers to the streaming RX bridge.
- NoC router layers can include a destination router layer, which can be the final layer in the NoC interconnect after which the packet is received by the streaming RX bridge.
- the packets received by the streaming RX bridge are transmitted to corresponding host RX interface(s).
- Streaming RX bridge may also be configured to support any number of host RX interfaces with SOP, EOP, payload/data, data validity indicators, and credit information.
- Streaming RX bridge can further be configured to support any number of router layers with any number of virtual channels.
- streaming RX bridge can be configured to include single or multiple level of arbitration procedures, wherein one level of arbitration may occur between the VCs on a given layer, and another level of arbitration may occur between the winning VC's of different router layers.
- FIG. 8 illustrates example signals at the host interface side of a streaming NoC bridge.
- host TX interface provides a routing profile, which may include source interface ID, destination port ID, destination interface ID, and Quality of Service (QoS), along with a transaction message to a streaming bridge TX.
- the transaction packet/message may span across multiple clock cycles, where the data transmitted in each cycle of a transaction can be referred to as a beat.
- Beat may be qualified by using a valid (also known as data valid) bit.
- the first and last beats of a transaction can be marked with a SOP (start of packet) bit and an EOP (end of packet) flag respectively.
- beats of a transaction may use a credit based flow control.
- the streaming RX interface receives a message from the streaming bridge TX and then provides the message to an appropriate host RX interface, wherein the transaction may also span for multiple clock cycles and the data transmitted can be again in the form of beats and qualified by means of a data valid bit.
- the first and last beats of the transaction message may again be marked with a SOP (start of packet) bit and an EOP (end of packet) flag, helping the host RX interface to understand the length, size, among other properties of the message.
- FIG. 9 illustrates example signals from streaming bridge to/from NoC routers layers in accordance with an example implementation.
- Streaming TX bridge provides the routing information for the packet (received from the host TX) to traverse through the NoC, wherein the routing information may be generated based on transaction forwarding properties such as the source host port id, source interface id, destination host port id, destination host interface id, and Quality of Service (QoS).
- QoS Quality of Service
- FIG. 9 further illustrates signals at the router layer side of a streaming NoC.
- signal information from streaming TX bridge to NoC router layers may include data beat, flit valid, routing information, SOP, EOP, number of valid cells, type of flit, validity information of cell, credit information return, input credit, among other relevant information. Since there can be any number of virtual channels, a valid flit accounts for each virtual channel.
- Streaming NoC may also define a CELL SIZE, which corresponds to size of a cell, wherein data beat/flit is composed of multiple CELL SIZE. The number of valid cells in a beat/flit may also be transmitted/received from/to the router and/or router layers.
- streaming bridges can also be configured to receive flit valid information, payload data of flits, routing information, start of transaction indicators, end of transaction indicators, type of flit, and credit increment return information. Any other information transacted between the streaming NoC bridge(s) and the router layers/VCs is completely within the scope of the present application.
- FIG. 10 illustrates a block diagram of a streaming TX bridge in accordance with an example implementation.
- transaction packets from one or more host TX interfaces can be sent onward to the streaming TX bridge.
- transaction signals from the Host TX interface may be routed to an optional FIFO, wherein the FIFOs can be opted out for a flow through the streaming TX bridge.
- Streaming TX bridge can support any number of Host TX interfaces with SOP, EOP, Data, Data Valid, Credit information and N number of NoC router layers, with each router layer including multiple varied or same number of virtual channels (VCs) with individual credit information along with SOP, EOP, payload data, and data valid.
- VCs virtual channels
- streaming TX bridge after receiving transaction messages from one or more host TX interfaces, can first perform a lookup in a plurality of corresponding tables based on the transaction properties such as source host port id, source interface id, destination host port id, destination host interface id, and Quality of Service (QoS) that are received from the respective host TX interfaces.
- Lookup may be fully indexed or may be fully associative table lookup and can be fully parameterized.
- These table may be indexed based on transaction properties such as source interface id, destination host port id, destination host interface id, and QoS, among other such attributes, wherein the lookup into the one or more tables can result into forwarding information such as, but not limited to, outgoing router layer, VC, and routing information, which can be passed on by the streaming TX bridge onward to the NoC router layers.
- the streaming TX bridge may examine the header information that has been received from the transaction messages and forward such header information to another SOC interconnect in case the route encoded by the header dictates such forwarding.
- the packet can be forwarded to some other default/defined interface or dropped.
- a routing table/lookup table or similar data structure may be used to route the NOC message over to the interconnected SOC depending upon the destination address of the message. Tables for lookup can also be programmed based on the traffic profile of the SoC.
- FIG. 10 further illustrates how the forwarding information along with the transaction packet can be de-multiplexed to one or more router layer interfaces.
- host arbitration can be done at each router layer inside the streaming TX bridge to allow the router layer to lock the VC that it would be using for transmission of the transaction message till the time an EOP field in a flit is received.
- Such host arbitration can be done based on one or more of when the request is received, whether the credits are available for the egress router layer, whether another host is already locked to the interface, among other criteria and parameters.
- whichever host (specifying its VC) wins the arbitration its respective beat is forwarded to that router layer.
- multiple host interfaces can also be locked to different VCs of the same router layer.
- data accumulation is also done at router interface inside the streaming TX bridge. Such accumulation of data can help optimally use the bandwidth of the router layers.
- forwarding information along with the transaction packets can also be multiplexed before they are moved onto one or more router layers.
- arbitration and multiplexing actions can also be performed together in a single interconnected architecture.
- streaming TX bridge of the present application can also provide for different host interface to layer/VC data width ratios.
- FIG. 11 illustrates a flow diagram 1100 showing transmission of transaction packets through the streaming TX bridge in accordance with an example implementation.
- one or more host TX interfaces send packet(s) to the streaming TX bridge along with transaction information such as source host port id, source interface id, destination host port id, destination host interface id, SOP, EOP, and Quality of Service (QoS), among other information through one or more injection ports at an ingress side.
- Information from the host TX interface(s) can be routed to an optional FIFO, as FIFO memory structures can allow on-chip usage through routing for a better performance.
- a bridge TX interface can be operably coupled to the on-chip communication network and can provide for communication of data over at least one physical communication channel that links the integrated circuit to at least one other integrated circuit.
- the bridge interface can be configured to support efficient data configuration and error correction of data communicated over the at least one physical communication channel by a sequence of processing blocks that provide generation of a data word that includes data supplied to the stream bridge interface over the on-chip communication network, generation of an error correcting word for correcting errors in the scrambled data word, and output of data frames for communication over the at least one physical communication channel over NoC.
- the streaming TX bridge can perform a lookup in one or more tables based on transactional packet properties that are received from respective host TX interfaces to generate forwarding information for the packet messages.
- the generated forwarding information may be sent to the corresponding router layer interfaces based on the traffic profile of each transaction packet. Forwarding information can also be multiplexed before being forwarded onto the router layer interfaces.
- the received forwarding information may be de-multiplexed at respective router layer interfaces. It would be appreciated that multiplexing is an optional step and can also be avoided if desired.
- layer information arbitration and multiplexing of transaction packets can be performed based on transaction properties such as source host port id, source interface id, destination host port id, destination host interface id, QoS, among other defined and configurable properties.
- router layer arbitration can be performed at each router layer interface, wherein the streaming TX bridge can perform a host level arbitration based on received transaction message transmission required.
- Host level arbitration can involve a static host selection, wherein a suitable host that carries appropriate information to communicate to a particular routing layer on NoC medium is selected.
- one or more transactions may be combined, wherein at 1108 , when accumulation of packets is not possible based on router layer parameters, the packets are transmitted individually through the selected set of router layers onto the streaming RX bridge.
- FIG. 12 illustrates a block diagram of a streaming RX bridge in accordance with an example implementation.
- signals from the router layer interface may be routed to an optional FIFO.
- These FIFOs can be allocated per VC or can optionally be allocated for the whole layer. Such FIFOs can be opted out for a flow through streaming RX bridge.
- the streaming RX bridge receives data beats/flits from the router layers, the VCs on which the transaction packets are received can go through VC arbitration, wherein the arbitration can be conducted based on parameters such as priority/QoS, when the request was received, whether the credits are available for the egress Host RX interface, and whether another VC is already locked to the interface, or any combination of the above.
- the respective forwarding information is de-multiplexed to all host interface logic of the streaming RX bridge for whichever VC wins the arbitration.
- This host interface logic of the streaming RX bridge may then conduct a layer level arbitration keeping priority and layer/VC locking information into account and accordingly forward the transaction to host RX interface.
- the streaming RX bridge and the one or more host RX interfaces can follow the above described credit based transaction flow.
- VC level arbitration and layer level arbitration can be combined together in single piece of logic, wherein first the VC level arbitration takes place to select the appropriate VC whose packets are to be sent to the host RX interfaces and then layer level arbitration takes place to select the router layer from which the packets are to be forwarded to the respective host RX interfaces.
- streaming RX bridge of the present application can also be configured to perform priority arbitration based on Quality of Service (QoS).
- QoS Quality of Service
- configurable streaming TX bridge can also be configured to support any router layer/VC to any host interface data width ratio.
- streaming RX bridge can be configured to manipulate size and other parameters of the received data in order to enable the data to suit the host RX interface attributes. For instance, streaming RX bridge can downsize the data received from the router layers in case the received flits are wider than the host RX interface. Such downsizing can take place across multiple cycles and can be provided as a complete packet to the host RX interface.
- FIG. 13 illustrates a flow diagram 1300 showing processing of received transaction packets through streaming RX bridge, in accordance with an example implementation.
- signals or packet information from the router layers are routed to an optional FIFO into the streaming RX bridge.
- the FIFOs can be allocated per virtual channel or can optionally be allocated for the whole router layer.
- Information entered in these FIFOs can represent messages/information that can be received from the NoC or can represent transmitted credits.
- VC arbitration is performed by the streaming RX bridge to select one or more VC layers, whose packets are to be processed based on priority and Quality of Service (QoS) attributes.
- QoS Quality of Service
- information forwarded by the router layers is de-multiplexed.
- any other information including transaction packets, which may have been aggregated or multiplexed can also be processed at 1303 to help identify the routing information, destination host interface information, among other parameters.
- a layer level arbitration can be performed between the winning VCs of different layers to identify the router layer of which transaction packets can be forwarded to appropriate host RX interfaces.
- transaction messages from the winning router layer(s) can be transmitted by the streaming RX bridge to the host RX at 1305 .
- FIG. 14 illustrates an example computer system 1400 on which example implementations may be implemented.
- the computer system 1400 includes a server 1405 which may involve an I/O unit 1435 , storage 1460 , and a processor 1410 operable to execute one or more units as known to one of skill in the art.
- the term “computer-readable medium” as used herein refers to any medium that participates in providing instructions to processor 1410 for execution, which may come in the form of computer-readable storage mediums, such as, but not limited to optical disks, magnetic disks, read-only memories, random access memories, solid state devices and drives, or any other types of tangible media suitable for storing electronic information, or computer-readable signal mediums, which can include media such as carrier waves.
- the I/O unit processes input from user interfaces 1440 and operator interfaces 1445 which may utilize input devices such as a keyboard, mouse, touch device, or verbal command.
- the server 1405 may also be connected to an external storage 1450 , which can contain removable storage such as a portable hard drive, optical media (CD or DVD), disk media or any other medium from which a computer can read executable code.
- the server may also be connected an output device 1455 , such as a display to output data and other information to a user, as well as request additional information from a user.
- the connections from the server 1305 to the user interface 1440 , the operator interface 1445 , the external storage 1450 , and the output device 1455 may via wireless protocols, such as the 802.11 standards, Bluetooth® or cellular protocols, or via physical transmission media, such as cables or fiber optics.
- the output device 1455 may therefore further act as an input device for interacting with a user.
- the processor 1410 may execute one or more modules including a host TX interface module 1411 , a streaming TX bridge module 1412 , a streaming RX bridge module 1413 , and a host RX interface module 1414 .
- the host TX interface module 1411 can be configured to send, via one or more host TX interfaces, transaction messages or traffic information over the NoC interconnect to one or more host RX interfaces.
- Each transaction message may include a header flit that has routing information including valid bit indicator, destination port identifier, destination interface identifier, and virtual channel identifier, among other traffic parameters and preferences, which can be used for selection of NoC router layers on the NoC interconnect.
- Host TX interface module 1411 may therefore be configured to send input signal and interface with the streaming TX bridge module 1412 through at least one injection port at the ingress side.
- the streaming TX bridge module 1412 can be configured to support one or more host TX interfaces on one side and operatively coupled with multiple NoC router layers on the other side.
- the streaming TX bridge module 1412 can further be configured to perform unidirectional or bidirectional communication channels and provide a simple interface to the host TX interfaces to send and transfer packets irrespective of the host protocol to the host RX interfaces through the router layers by means of multiplexing the generated forwarded information after table look up and arbitrating for the VCs and the NoC router layers.
- the streaming TX bridge module 1412 can further be configured to perform routing task for the received message over the NoC interconnect, which involves determining a path over the NoC for the given received message and perform lookup based on the transaction properties received from the transaction packets including the source host port id, source interface id, destination host port id, destination host interface id, and the QoS, which may result in generation of forwarding information along with packet, which can then help identify the outgoing router layer, VC, and routing information.
- the streaming RX bridge module 1413 can be configured to receive transaction packets along with forwarding information from the NoC router layers and process the packets to send them to the respective host RX interfaces.
- the module 1413 can be configured to implement single or multiple levels of arbitration including a VC level arbitration to identify the VC of whose messages need to be given higher priority.
- the module 1413 can further be configured to de-multiplex the forwarding information to obtain the actual routing information.
- Streaming RX bridge module 1413 can still be configured to implement a layer level arbitration, wherein from among the winning VCs of different router layers, one or more layers are selected based on traffic, QoS, priority, among other parameters for onward transmission to the host RX interfaces.
- credits are used as a mechanism for transferring beats from the streaming RX bridge to the host RX interfaces.
- the host TX interface module 1414 can be configured to operatively couple one or more host RX interfaces with the streaming RX bridge. Host TX interface module 1414 can further be configured to receive transaction packets from the streaming RX bridge to the one or more host RX interfaces.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
Abstract
Description
Claims (20)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US15/608,673 US10084692B2 (en) | 2013-12-30 | 2017-05-30 | Streaming bridge design with host interfaces and network on chip (NoC) layers |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/144,258 US9699079B2 (en) | 2013-12-30 | 2013-12-30 | Streaming bridge design with host interfaces and network on chip (NoC) layers |
| US15/608,673 US10084692B2 (en) | 2013-12-30 | 2017-05-30 | Streaming bridge design with host interfaces and network on chip (NoC) layers |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/144,258 Continuation US9699079B2 (en) | 2013-12-30 | 2013-12-30 | Streaming bridge design with host interfaces and network on chip (NoC) layers |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| US20170264533A1 US20170264533A1 (en) | 2017-09-14 |
| US10084692B2 true US10084692B2 (en) | 2018-09-25 |
Family
ID=53483204
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/144,258 Active 2035-02-28 US9699079B2 (en) | 2013-12-30 | 2013-12-30 | Streaming bridge design with host interfaces and network on chip (NoC) layers |
| US15/608,673 Active US10084692B2 (en) | 2013-12-30 | 2017-05-30 | Streaming bridge design with host interfaces and network on chip (NoC) layers |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| US14/144,258 Active 2035-02-28 US9699079B2 (en) | 2013-12-30 | 2013-12-30 | Streaming bridge design with host interfaces and network on chip (NoC) layers |
Country Status (1)
| Country | Link |
|---|---|
| US (2) | US9699079B2 (en) |
Families Citing this family (74)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013100783A1 (en) | 2011-12-29 | 2013-07-04 | Intel Corporation | Method and system for control signalling in a data path module |
| US9697161B2 (en) | 2013-03-22 | 2017-07-04 | Stmicroelectronics (Grenoble) Sas | Method of handling transactions, corresponding system and computer program product |
| US10331583B2 (en) | 2013-09-26 | 2019-06-25 | Intel Corporation | Executing distributed memory operations using processing elements connected by distributed channels |
| US9699079B2 (en) | 2013-12-30 | 2017-07-04 | Netspeed Systems | Streaming bridge design with host interfaces and network on chip (NoC) layers |
| US9733847B2 (en) | 2014-06-02 | 2017-08-15 | Micron Technology, Inc. | Systems and methods for transmitting packets in a scalable memory system protocol |
| US9608935B2 (en) * | 2014-09-08 | 2017-03-28 | Qualcomm Technologies, Inc. | Tunneling within a network-on-chip topology |
| US9727679B2 (en) * | 2014-12-20 | 2017-08-08 | Intel Corporation | System on chip configuration metadata |
| US10348563B2 (en) | 2015-02-18 | 2019-07-09 | Netspeed Systems, Inc. | System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology |
| US9658675B1 (en) | 2015-02-19 | 2017-05-23 | Amazon Technologies, Inc. | Achieving power saving by a circuit including pluralities of processing cores based on status of the buffers used by the processing cores |
| US9658676B1 (en) * | 2015-02-19 | 2017-05-23 | Amazon Technologies, Inc. | Sending messages in a network-on-chip and providing a low power state for processing cores |
| WO2016159945A1 (en) * | 2015-03-28 | 2016-10-06 | Intel Corporation | Distributed routing table system with improved support for multiple network topologies |
| US10218580B2 (en) | 2015-06-18 | 2019-02-26 | Netspeed Systems | Generating physically aware network-on-chip design from a physical system-on-chip specification |
| US20170075838A1 (en) * | 2015-09-14 | 2017-03-16 | Qualcomm Incorporated | Quality of service in interconnects with multi-stage arbitration |
| US11165717B2 (en) * | 2015-10-26 | 2021-11-02 | Western Digital Technologies, Inc. | Fabric interconnection for memory banks based on network-on-chip methodology |
| US10243881B2 (en) | 2015-10-27 | 2019-03-26 | Western Digital Technologies, Inc. | Multilayer 3D memory based on network-on-chip interconnection |
| KR102093459B1 (en) * | 2016-02-02 | 2020-03-25 | 자일링크스 인코포레이티드 | Active-by-active programmable device |
| US10002100B2 (en) | 2016-02-02 | 2018-06-19 | Xilinx, Inc. | Active-by-active programmable device |
| US10452124B2 (en) | 2016-09-12 | 2019-10-22 | Netspeed Systems, Inc. | Systems and methods for facilitating low power on a network-on-chip |
| US10355975B2 (en) | 2016-10-19 | 2019-07-16 | Rex Computing, Inc. | Latency guaranteed network on chip |
| US10700968B2 (en) | 2016-10-19 | 2020-06-30 | Rex Computing, Inc. | Optimized function assignment in a multi-core processor |
| WO2018075811A2 (en) * | 2016-10-19 | 2018-04-26 | Rex Computing, Inc. | Network-on-chip architecture |
| US10572623B2 (en) * | 2016-10-25 | 2020-02-25 | Mentor Graphics Corporation | Back-pressure in virtual machine interface |
| US20180159786A1 (en) | 2016-12-02 | 2018-06-07 | Netspeed Systems, Inc. | Interface virtualization and fast path for network on chip |
| US10558575B2 (en) | 2016-12-30 | 2020-02-11 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator |
| US10063496B2 (en) | 2017-01-10 | 2018-08-28 | Netspeed Systems Inc. | Buffer sizing of a NoC through machine learning |
| US10469337B2 (en) | 2017-02-01 | 2019-11-05 | Netspeed Systems, Inc. | Cost management against requirements for the generation of a NoC |
| KR102369209B1 (en) | 2017-02-23 | 2022-02-28 | 세레브라스 시스템즈 인코포레이티드 | Accelerated Deep Learning |
| US11488004B2 (en) | 2017-04-17 | 2022-11-01 | Cerebras Systems Inc. | Neuron smearing for accelerated deep learning |
| US10614357B2 (en) | 2017-04-17 | 2020-04-07 | Cerebras Systems Inc. | Dataflow triggered tasks for accelerated deep learning |
| EP3607503B1 (en) | 2017-04-17 | 2022-03-09 | Cerebras Systems Inc. | Task activating for accelerated deep learning |
| US10515046B2 (en) | 2017-07-01 | 2019-12-24 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator |
| US10515049B1 (en) | 2017-07-01 | 2019-12-24 | Intel Corporation | Memory circuits and methods for distributed memory hazard detection and error recovery |
| US10496574B2 (en) | 2017-09-28 | 2019-12-03 | Intel Corporation | Processors, methods, and systems for a memory fence in a configurable spatial accelerator |
| US11086816B2 (en) | 2017-09-28 | 2021-08-10 | Intel Corporation | Processors, methods, and systems for debugging a configurable spatial accelerator |
| US10673745B2 (en) * | 2018-02-01 | 2020-06-02 | Xilinx, Inc. | End-to-end quality-of-service in a network-on-chip |
| US11144457B2 (en) | 2018-02-22 | 2021-10-12 | Netspeed Systems, Inc. | Enhanced page locality in network-on-chip (NoC) architectures |
| US10983910B2 (en) | 2018-02-22 | 2021-04-20 | Netspeed Systems, Inc. | Bandwidth weighting mechanism based network-on-chip (NoC) configuration |
| US10896476B2 (en) | 2018-02-22 | 2021-01-19 | Netspeed Systems, Inc. | Repository of integration description of hardware intellectual property for NoC construction and SoC integration |
| US10547514B2 (en) | 2018-02-22 | 2020-01-28 | Netspeed Systems, Inc. | Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation |
| US11023377B2 (en) | 2018-02-23 | 2021-06-01 | Netspeed Systems, Inc. | Application mapping on hardened network-on-chip (NoC) of field-programmable gate array (FPGA) |
| US11176302B2 (en) | 2018-02-23 | 2021-11-16 | Netspeed Systems, Inc. | System on chip (SoC) builder |
| US10503690B2 (en) | 2018-02-23 | 2019-12-10 | Xilinx, Inc. | Programmable NOC compatible with multiple interface communication protocol |
| US11307873B2 (en) | 2018-04-03 | 2022-04-19 | Intel Corporation | Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging |
| US10564980B2 (en) | 2018-04-03 | 2020-02-18 | Intel Corporation | Apparatus, methods, and systems for conditional queues in a configurable spatial accelerator |
| US10505548B1 (en) | 2018-05-25 | 2019-12-10 | Xilinx, Inc. | Multi-chip structure having configurable network-on-chip |
| US11200186B2 (en) | 2018-06-30 | 2021-12-14 | Intel Corporation | Apparatuses, methods, and systems for operations in a configurable spatial accelerator |
| US10891240B2 (en) | 2018-06-30 | 2021-01-12 | Intel Corporation | Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator |
| US10853073B2 (en) * | 2018-06-30 | 2020-12-01 | Intel Corporation | Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator |
| US11328207B2 (en) | 2018-08-28 | 2022-05-10 | Cerebras Systems Inc. | Scaled compute fabric for accelerated deep learning |
| WO2020044208A1 (en) | 2018-08-29 | 2020-03-05 | Cerebras Systems Inc. | Isa enhancements for accelerated deep learning |
| WO2020044238A1 (en) | 2018-08-29 | 2020-03-05 | Cerebras Systems Inc. | Processor element redundancy for accelerated deep learning |
| WO2020087246A1 (en) * | 2018-10-30 | 2020-05-07 | 北京比特大陆科技有限公司 | Big data operation acceleration system and data transmission method |
| CN111382114B (en) | 2018-12-28 | 2022-05-03 | 北京灵汐科技有限公司 | Data transmission method and device for network on chip and electronic equipment |
| US10678724B1 (en) | 2018-12-29 | 2020-06-09 | Intel Corporation | Apparatuses, methods, and systems for in-network storage in a configurable spatial accelerator |
| US11036660B2 (en) * | 2019-03-28 | 2021-06-15 | Intel Corporation | Network-on-chip for inter-die and intra-die communication in modularized integrated circuit devices |
| US10817291B2 (en) | 2019-03-30 | 2020-10-27 | Intel Corporation | Apparatuses, methods, and systems for swizzle operations in a configurable spatial accelerator |
| US10915471B2 (en) | 2019-03-30 | 2021-02-09 | Intel Corporation | Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator |
| US11029927B2 (en) | 2019-03-30 | 2021-06-08 | Intel Corporation | Methods and apparatus to detect and annotate backedges in a dataflow graph |
| US10965536B2 (en) | 2019-03-30 | 2021-03-30 | Intel Corporation | Methods and apparatus to insert buffers in a dataflow graph |
| US11037050B2 (en) | 2019-06-29 | 2021-06-15 | Intel Corporation | Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator |
| US11770399B2 (en) * | 2019-07-24 | 2023-09-26 | University Of Florida Research Foundation, Inc. | Lightweight and trust-aware routing in NoC based SoC architectures |
| US12169771B2 (en) | 2019-10-16 | 2024-12-17 | Cerebras Systems Inc. | Basic wavelet filtering for accelerated deep learning |
| US12177133B2 (en) | 2019-10-16 | 2024-12-24 | Cerebras Systems Inc. | Dynamic routing for accelerated deep learning |
| US11907713B2 (en) | 2019-12-28 | 2024-02-20 | Intel Corporation | Apparatuses, methods, and systems for fused operations using sign modification in a processing element of a configurable spatial accelerator |
| US11496418B1 (en) * | 2020-08-25 | 2022-11-08 | Xilinx, Inc. | Packet-based and time-multiplexed network-on-chip |
| US12086080B2 (en) | 2020-09-26 | 2024-09-10 | Intel Corporation | Apparatuses, methods, and systems for a configurable accelerator having dataflow execution circuits |
| CN116711281B (en) * | 2020-12-30 | 2025-08-15 | 华为技术有限公司 | System on chip and related method |
| US11985061B1 (en) * | 2021-04-09 | 2024-05-14 | Xilinx, Inc. | Distributed look-ahead routing in network-on-chip |
| US11520722B2 (en) * | 2021-04-12 | 2022-12-06 | Microsoft Technology Licensing, Llc | On-chip non-power of two data transactions |
| US12095653B2 (en) * | 2021-06-15 | 2024-09-17 | Applied Materials, Inc. | Router architecture for multi-dimensional topologies in on-chip and on-package networks |
| US12047275B2 (en) * | 2022-03-25 | 2024-07-23 | Xilinx, Inc. | Efficiency and quality of service improvements for systems with higher bandwidth clients mixed with lower bandwidth clients |
| US11929940B1 (en) | 2022-08-08 | 2024-03-12 | Marvell Asia Pte Ltd | Circuit and method for resource arbitration |
| US12273269B1 (en) * | 2022-11-08 | 2025-04-08 | Marvell Asia Pte Ltd | Selective mesh routing through non-adjacent nodes |
| US12353764B1 (en) | 2022-11-10 | 2025-07-08 | Marvell Asia Pte Ltd | Single cycle request arbiter |
Citations (254)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4409838A (en) | 1980-07-02 | 1983-10-18 | U.S. Philips Corporation | Ultrasonic diagnostic device |
| US4933933A (en) | 1986-12-19 | 1990-06-12 | The California Institute Of Technology | Torus routing chip |
| US5105424A (en) | 1988-06-02 | 1992-04-14 | California Institute Of Technology | Inter-computer message routing system with each computer having separate routinng automata for each dimension of the network |
| US5163016A (en) | 1990-03-06 | 1992-11-10 | At&T Bell Laboratories | Analytical development and verification of control-intensive systems |
| US5355455A (en) | 1991-11-19 | 1994-10-11 | International Business Machines Corporation | Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnected by a bus adaptor |
| US5432785A (en) | 1992-10-21 | 1995-07-11 | Bell Communications Research, Inc. | Broadband private virtual network service and system |
| US5563003A (en) | 1993-03-18 | 1996-10-08 | Hitachi, Ltd. | Fuel cell and supplementary electrolyte container and method for supplementing fuel cell with electrolyte |
| US5583990A (en) | 1993-12-10 | 1996-12-10 | Cray Research, Inc. | System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic on each type of virtual channel |
| US5588152A (en) | 1990-11-13 | 1996-12-24 | International Business Machines Corporation | Advanced parallel processor including advanced support hardware |
| US5764740A (en) | 1995-07-14 | 1998-06-09 | Telefonaktiebolaget Lm Ericsson | System and method for optimal logical network capacity dimensioning with broadband traffic |
| US5790554A (en) | 1995-10-04 | 1998-08-04 | Bay Networks, Inc. | Method and apparatus for processing data packets in a network |
| US5859981A (en) | 1995-07-12 | 1999-01-12 | Super P.C., L.L.C. | Method for deadlock-free message passing in MIMD systems using routers and buffers |
| US5991308A (en) | 1995-08-25 | 1999-11-23 | Terayon Communication Systems, Inc. | Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant |
| US5999530A (en) | 1995-10-12 | 1999-12-07 | 3Com Corporation | Method and apparatus for transparent intermediate system based filtering on a LAN of multicast packets |
| US6003029A (en) | 1997-08-22 | 1999-12-14 | International Business Machines Corporation | Automatic subspace clustering of high dimensional data for data mining applications |
| US6029220A (en) | 1991-10-09 | 2000-02-22 | Hitachi, Ltd. | Pipelined semiconductor devices suitable for ultra large scale integration |
| US6058385A (en) | 1988-05-20 | 2000-05-02 | Koza; John R. | Simultaneous evolution of the architecture of a multi-part program while solving a problem using architecture altering operations |
| US6101181A (en) | 1997-11-17 | 2000-08-08 | Cray Research Inc. | Virtual channel assignment in large torus systems |
| US6108739A (en) | 1996-08-29 | 2000-08-22 | Apple Computer, Inc. | Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system |
| US6249902B1 (en) | 1998-01-09 | 2001-06-19 | Silicon Perspective Corporation | Design hierarchy-based placement |
| US6314487B1 (en) | 1997-12-26 | 2001-11-06 | Electronics And Telecommunications Research Institute | Adaptive routing controller of a crossbar core module used in a crossbar routing switch |
| US6377543B1 (en) | 1997-08-13 | 2002-04-23 | Telecommunications Research Laboratories | Path restoration of networks |
| US20020061025A1 (en) * | 2000-09-29 | 2002-05-23 | Shinya Masunaga | Data transmitting and receiving apparatus and data transmitting and receiving method |
| US20020071392A1 (en) | 2000-10-25 | 2002-06-13 | Telecommunications Research Laboratories, An Alberta Corporation | Design of a meta-mesh of chain sub-networks |
| US20020073380A1 (en) | 1998-09-30 | 2002-06-13 | Cadence Design Systems, Inc. | Block based design methodology with programmable components |
| US20020083159A1 (en) | 2000-11-06 | 2002-06-27 | Ward Julie A. | Designing interconnect fabrics |
| US6415282B1 (en) | 1998-04-22 | 2002-07-02 | Nec Usa, Inc. | Method and apparatus for query refinement |
| US20020095430A1 (en) | 1999-12-30 | 2002-07-18 | Decode Genetics Ehf | SQL query generator utilizing matrix structures |
| US20020150094A1 (en) | 2000-10-27 | 2002-10-17 | Matthew Cheng | Hierarchical level-based internet protocol multicasting |
| US20030005149A1 (en) | 2001-04-25 | 2003-01-02 | Haas Zygmunt J. | Independent-tree ad hoc multicast routing |
| US20030088602A1 (en) | 2001-11-08 | 2003-05-08 | Koninklijke Philips Electronics N.V. | High-speed computation in arithmetic logic circuit |
| US20030145314A1 (en) | 2002-01-31 | 2003-07-31 | Khoa Nguyen | Method of efficient dynamic data cache prefetch insertion |
| US6674720B1 (en) | 1999-09-29 | 2004-01-06 | Silicon Graphics, Inc. | Age-based network arbitration system and method |
| US20040006584A1 (en) | 2000-08-08 | 2004-01-08 | Ivo Vandeweerd | Array of parallel programmable processing engines and deterministic method of operating the same |
| US20040019814A1 (en) | 2002-05-17 | 2004-01-29 | Stmicroelectronics Sa | Architecture for controlling dissipated power in a system-on-chip and related system |
| US6701361B1 (en) | 1996-08-22 | 2004-03-02 | Intermec Ip Corp. | Enhanced mobility and address resolution in a wireless premises based network |
| US20040049565A1 (en) | 2002-09-11 | 2004-03-11 | International Business Machines Corporation | Methods and apparatus for root cause identification and problem determination in distributed systems |
| US6711717B2 (en) | 2001-10-11 | 2004-03-23 | California Institute Of Technology | Method and system for compiling circuit designs |
| US20040103218A1 (en) | 2001-02-24 | 2004-05-27 | Blumrich Matthias A | Novel massively parallel supercomputer |
| US6778531B1 (en) | 1999-11-04 | 2004-08-17 | Lucent Technologies Inc. | Multicast routing with service-level guarantees between ingress egress-points in a packet network |
| US20040216072A1 (en) | 2003-04-17 | 2004-10-28 | International Business Machines Corporation | Porosity aware buffered steiner tree construction |
| US20050147081A1 (en) | 2003-12-26 | 2005-07-07 | Swarup Acharya | Route determination method and apparatus for virtually-concatenated data traffic |
| US6925627B1 (en) | 2002-12-20 | 2005-08-02 | Conexant Systems, Inc. | Method and apparatus for power routing in an integrated circuit |
| US20050203988A1 (en) | 2003-06-02 | 2005-09-15 | Vincent Nollet | Heterogeneous multiprocessor network on chip devices, methods and operating systems for control thereof |
| US20050228930A1 (en) | 2004-04-09 | 2005-10-13 | Broadcom Corporation | Programmable inter-virtual channel and intra-virtual channel instructions issuing rules for an I/O bus of a system-on-a-chip processor |
| US6967926B1 (en) | 2000-12-31 | 2005-11-22 | Cisco Technology, Inc. | Method and apparatus for using barrier phases to limit packet disorder in a packet switching system |
| US20050286543A1 (en) | 2004-06-24 | 2005-12-29 | Stmicroelectronics Sa | On-chip packet-switched communication system |
| US6983461B2 (en) | 2001-07-27 | 2006-01-03 | International Business Machines Corporation | Method and system for deadlock detection and avoidance |
| US20060002303A1 (en) | 2004-06-30 | 2006-01-05 | Yigal Bejerano | Methods and devices for routing traffic using a configurable access wireless network |
| US20060031615A1 (en) | 2004-06-08 | 2006-02-09 | Arm Limited | Performing arbitration in a data processing apparatus |
| US20060053312A1 (en) | 2004-09-07 | 2006-03-09 | Jones Carl E | Apparatus, system, and method for securely providing power supply commands |
| US20060075169A1 (en) | 2004-09-30 | 2006-04-06 | Arm Limited | Bus deadlock avoidance |
| US7046633B2 (en) | 2000-09-21 | 2006-05-16 | Avici Systems, Inc. | Router implemented with a gamma graph interconnection network |
| US20060161875A1 (en) | 2005-01-06 | 2006-07-20 | Chae-Eun Rhee | Method of creating core-tile-switch mapping architecture in on-chip bus and computer-readable medium for recording the method |
| US20060206297A1 (en) | 2005-03-02 | 2006-09-14 | Yasuhiro Ishiyama | Semiconductor designing apparatus |
| US20060209846A1 (en) | 2005-03-08 | 2006-09-21 | Commissariat A L'energie Atomique | Globally asynchronous communication architecture for system on chip |
| US20060268909A1 (en) | 2005-05-31 | 2006-11-30 | Stmicroelectronics, Inc. | Hyper-Ring-on-Chip (HyRoC) architecture |
| US20070038987A1 (en) | 2005-08-10 | 2007-02-15 | Moriyoshi Ohara | Preprocessor to improve the performance of message-passing-based parallel programs on virtualized multi-core processors |
| US20070088537A1 (en) | 2005-04-11 | 2007-04-19 | Stmicroelectronics S.R.L. | Architecture for dynamically reconfigurable system-on-chip arrangements, related methods and computer program product |
| US20070118320A1 (en) | 2005-11-04 | 2007-05-24 | Synopsys, Inc. | Simulating topography of a conductive material in a semiconductor wafer |
| US20070147379A1 (en) | 2005-12-22 | 2007-06-28 | Samsung Electronics Co., Ltd. | Network interface controlling lock operation in accordance with advanced extensible interface protocol, packet data communication on-chip interconnect system including the network interface, and method of operating the network interface |
| US20070162903A1 (en) | 2006-01-06 | 2007-07-12 | Babb Robert G Ii | Systems and methods for identifying and displaying dependencies |
| US20070189283A1 (en) | 2002-03-06 | 2007-08-16 | Agere Systems Inc. | Characterizing transmission of data segments within a switch fabric using multiple counters for each destination node |
| US20070244676A1 (en) | 2006-03-03 | 2007-10-18 | Li Shang | Adaptive analysis methods |
| US20070256044A1 (en) | 2006-04-26 | 2007-11-01 | Gary Coryer | System and method to power route hierarchical designs that employ macro reuse |
| US20070267680A1 (en) | 2006-05-17 | 2007-11-22 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
| US20070274331A1 (en) | 2006-05-29 | 2007-11-29 | Stmicroelectronics Sa | On-chip bandwidth allocator |
| US7318214B1 (en) | 2003-06-19 | 2008-01-08 | Invarium, Inc. | System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections |
| US20080072182A1 (en) | 2006-09-19 | 2008-03-20 | The Regents Of The University Of California | Structured and parameterized model order reduction |
| US20080120129A1 (en) | 2006-05-13 | 2008-05-22 | Michael Seubert | Consistent set of interfaces derived from a business object model |
| US7379424B1 (en) | 2003-08-18 | 2008-05-27 | Cray Inc. | Systems and methods for routing packets in multiprocessor computer systems |
| US20080126569A1 (en) | 2006-09-13 | 2008-05-29 | Samsung Electronics Co., Ltd. | Network on chip (NoC) response signal control apparatus and NoC response signal control method using the apparatus |
| US20080127014A1 (en) | 2006-10-25 | 2008-05-29 | Cadence Design Systems, Inc. | Method and system for equivalence checking of a low power design |
| US20080184259A1 (en) | 2007-01-25 | 2008-07-31 | Lesartre Gregg B | End node transactions at threshold-partial fullness of storage space |
| US20080186998A1 (en) | 2005-04-06 | 2008-08-07 | Koninklijke Philips Electronics, N.V. | Network-On-Chip Environment and Method for Reduction of Latency |
| US20080211538A1 (en) | 2006-11-29 | 2008-09-04 | Nec Laboratories America | Flexible wrapper architecture for tiled networks on a chip |
| US20080232387A1 (en) | 2005-07-19 | 2008-09-25 | Koninklijke Philips Electronics N.V. | Electronic Device and Method of Communication Resource Allocation |
| US7437518B2 (en) | 2005-09-07 | 2008-10-14 | Intel Corporation | Hiding conflict, coherence completion and transaction ID elements of a coherence protocol |
| US20080285463A1 (en) * | 2007-05-14 | 2008-11-20 | Cisco Technology, Inc. | Tunneling reports for real-time internet protocol media streams |
| US7461236B1 (en) | 2005-03-25 | 2008-12-02 | Tilera Corporation | Transferring data in a parallel processing environment |
| US20090037888A1 (en) | 2007-07-30 | 2009-02-05 | Fujitsu Limited | Simulation of program execution to detect problem such as deadlock |
| US20090046727A1 (en) | 2007-08-16 | 2009-02-19 | D. E. Shaw Research, Llc | Routing with virtual channels |
| US20090070726A1 (en) | 2005-06-09 | 2009-03-12 | Pyxis Technology, Inc. | Enhanced Routing Grid System and Method |
| US20090067331A1 (en) | 2007-09-10 | 2009-03-12 | Juniper Networks, Inc. | Routing network packets based on electrical power procurement arrangements |
| US7509619B1 (en) | 2005-06-22 | 2009-03-24 | Xilinx, Inc. | Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languages |
| US20090089725A1 (en) | 2007-09-28 | 2009-04-02 | Cadence Design Systems, Inc. | Synthesis of assertions from statements of power intent |
| US20090125706A1 (en) | 2007-11-08 | 2009-05-14 | Hoover Russell D | Software Pipelining on a Network on Chip |
| US20090122703A1 (en) | 2005-04-13 | 2009-05-14 | Koninklijke Philips Electronics, N.V. | Electronic Device and Method for Flow Control |
| US20090125574A1 (en) | 2007-11-12 | 2009-05-14 | Mejdrich Eric O | Software Pipelining On a Network On Chip |
| US20090138567A1 (en) | 2007-11-27 | 2009-05-28 | International Business Machines Corporation | Network on chip with partitions |
| US20090135739A1 (en) | 2007-11-27 | 2009-05-28 | Hoover Russell D | Network On Chip With Partitions |
| US20090172304A1 (en) | 2007-12-28 | 2009-07-02 | Shay Gueron | Obscuring Memory Access Patterns in Conjunction with Deadlock Detection or Avoidance |
| US7564865B2 (en) | 2004-04-05 | 2009-07-21 | Koninklijke Philips Electronics N.V. | Weight factor based allocation of time slot to use link in connection path in network on chip IC |
| US20090187716A1 (en) | 2008-01-17 | 2009-07-23 | Miguel Comparan | Network On Chip that Maintains Cache Coherency with Invalidate Commands |
| US20090187756A1 (en) | 2002-05-31 | 2009-07-23 | Interuniversitair Microelektronica Centrum (Imec) | System and method for hardware-software multitasking on a reconfigurable computing platform |
| US20090210184A1 (en) | 2007-09-18 | 2009-08-20 | Nec Laboratories America, Inc. | Variation tolerant Network on Chip (NoC) with self-calibrating links |
| US7590959B2 (en) | 2005-10-31 | 2009-09-15 | Seiko Epson Corporation | Layout system, layout program, and layout method for text or other layout elements along a grid |
| US20090231348A1 (en) | 2008-03-11 | 2009-09-17 | Eric Oliver Mejdrich | Image Processing with Highly Threaded Texture Fragment Generation |
| US20090256836A1 (en) | 2008-04-11 | 2009-10-15 | Dave Fowler | Hybrid rendering of image data utilizing streaming geometry frontend interconnected to physical rendering backend through dynamic accelerated data structure generator |
| US20090268677A1 (en) | 2008-04-24 | 2009-10-29 | National Taiwan University | network resource allocation system and method of the same |
| US20090282227A1 (en) | 2008-05-09 | 2009-11-12 | International Business Machines Corporation | Monitoring Software Pipeline Performance On A Network On Chip |
| US20090282222A1 (en) | 2008-05-09 | 2009-11-12 | International Business Machines Corporation | Dynamic Virtual Software Pipelining On A Network On Chip |
| US20090285222A1 (en) | 2008-05-15 | 2009-11-19 | International Business Machines Corporation | Network On Chip With Minimum Guaranteed Bandwidth For Virtual Communications Channels |
| US20090300292A1 (en) | 2008-05-30 | 2009-12-03 | Zhen Fang | Using criticality information to route cache coherency communications |
| US20090307714A1 (en) | 2008-06-09 | 2009-12-10 | International Business Machines Corporation | Network on chip with an i/o accelerator |
| US20090313592A1 (en) | 2006-10-10 | 2009-12-17 | Ecole Polytechnique Federale De Lausanne (Epfl) | Method to design network-on-chip (noc) - based communication systems |
| US20100040162A1 (en) | 2007-04-10 | 2010-02-18 | Naoki Suehiro | Transmission method, transmission device, receiving method, and receiving device |
| US7693064B2 (en) | 2005-10-24 | 2010-04-06 | Cisco Technology, Inc. | Forwarding packets to a directed acyclic graph destination using link selection based on received link metrics |
| US7701252B1 (en) | 2007-11-06 | 2010-04-20 | Altera Corporation | Stacked die network-on-chip for FPGA |
| US7725859B1 (en) | 2003-08-01 | 2010-05-25 | Cadence Design Systems, Inc. | Methods and mechanisms for inserting metal fill data |
| US20100162019A1 (en) | 2008-12-24 | 2010-06-24 | Stmicro Electronics Pvt. Ltd. | Power management in a device |
| US20100158005A1 (en) | 2008-12-23 | 2010-06-24 | Suvhasis Mukhopadhyay | System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication Functions |
| WO2010074872A1 (en) | 2008-12-23 | 2010-07-01 | Transwitch Corporation | System-on-a-chip and multi-chip systems supporting advanced telecommunications and other data processing applications |
| US7774783B2 (en) | 2004-12-23 | 2010-08-10 | Microsoft Corporation | Method and apparatus for detecting deadlocks |
| US20100211718A1 (en) | 2009-02-17 | 2010-08-19 | Paul Gratz | Method and apparatus for congestion-aware routing in a computer interconnection network |
| US20100223505A1 (en) | 2009-03-02 | 2010-09-02 | International Business Machines Corporation | Software table walk during test verification of a simulated densely threaded network on a chip |
| US20100242003A1 (en) | 2008-11-07 | 2010-09-23 | Ka-Kei Kwok | Hierarchical Verification Of Clock Domain Crossings |
| US7808968B1 (en) | 1998-07-06 | 2010-10-05 | At&T Intellectual Property Ii, L.P. | Method for determining non-broadcast multiple access (NBMA) connectivity for routers having multiple local NBMA interfaces |
| US20110022754A1 (en) | 2007-12-06 | 2011-01-27 | Technion Research & Development Foundation Ltd | Bus enhanced network on chip |
| US20110035523A1 (en) | 2009-08-07 | 2011-02-10 | Brett Stanley Feero | Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure |
| US20110060831A1 (en) | 2008-06-12 | 2011-03-10 | Tomoki Ishii | Network monitoring device, bus system monitoring device, method and program |
| US20110072407A1 (en) | 2009-09-18 | 2011-03-24 | International Business Machines Corporation | Automatic Positioning of Gate Array Circuits in an Integrated Circuit Design |
| US7917885B2 (en) | 2005-06-27 | 2011-03-29 | Tela Innovations, Inc. | Methods for creating primitive constructed standard cells |
| US20110085561A1 (en) | 2009-10-13 | 2011-04-14 | Jung Ho Ahn | Incremental Adaptive Packet Routing In A Multi-Dimensional Network |
| US20110085550A1 (en) | 2009-10-13 | 2011-04-14 | Jean-Jacques Lecler | Zero-latency network on chip (NoC) |
| US20110103799A1 (en) | 2006-12-22 | 2011-05-05 | Assaf Shacham | Systems And Methods For On-Chip Data Communication |
| US20110119322A1 (en) | 2009-11-13 | 2011-05-19 | International Business Machines Corporation | On-Chip Networks for Flexible Three-Dimensional Chip Integration |
| US20110154282A1 (en) | 2009-12-17 | 2011-06-23 | Springsoft, Inc. | Systems and methods for designing and making integrated circuits with consideration of wiring demand ratio |
| US20110173258A1 (en) | 2009-12-17 | 2011-07-14 | International Business Machines Corporation | Collective Acceleration Unit Tree Flow Control and Retransmit |
| US20110191088A1 (en) | 2010-02-01 | 2011-08-04 | Yar-Sun Hsu | Object-oriented network-on-chip modeling |
| US20110191774A1 (en) * | 2010-02-01 | 2011-08-04 | Yar-Sun Hsu | Noc-centric system exploration platform and parallel application communication mechanism description format used by the same |
| US8018249B2 (en) | 2007-09-13 | 2011-09-13 | Friedrich-Alexander-Universitaet-Erlangen-Nuernberg | Logic chip, logic system and method for designing a logic chip |
| US20110235531A1 (en) | 2010-03-29 | 2011-09-29 | Vangal Sriram R | Performance And Traffic Aware Heterogeneous Interconnection Network |
| US20110243147A1 (en) | 2010-03-31 | 2011-10-06 | Toshiba America Research, Inc. | Router design for 3d network-on-chip |
| US8050256B1 (en) | 2008-07-08 | 2011-11-01 | Tilera Corporation | Configuring routing in mesh networks |
| US20110276937A1 (en) | 2005-06-24 | 2011-11-10 | Pulsic Limited | Integrated Circuit Routing with Compaction |
| US8059551B2 (en) | 2005-02-15 | 2011-11-15 | Raytheon Bbn Technologies Corp. | Method for source-spoofed IP packet traceback |
| US20110302345A1 (en) | 2010-06-03 | 2011-12-08 | Philippe Boucard | Network on chip (noc) with qos features |
| US20110307734A1 (en) | 2008-11-26 | 2011-12-15 | Danmarks Tekniske Universitet | Biologically inspired hardware cell architecture |
| US20110320854A1 (en) | 2010-06-23 | 2011-12-29 | Elrabaa Muhammad E S | Inter-clock domain data transfer FIFO circuit |
| US20110320991A1 (en) | 2010-06-24 | 2011-12-29 | Springsoft Usa, Inc. | Hierarchial power map for low power design |
| US8099757B2 (en) | 2007-10-15 | 2012-01-17 | Time Warner Cable Inc. | Methods and apparatus for revenue-optimized delivery of content in a network |
| US8098677B1 (en) | 2009-07-31 | 2012-01-17 | Anue Systems, Inc. | Superset packet forwarding for overlapping filters and related systems and methods |
| US20120023473A1 (en) | 2010-07-21 | 2012-01-26 | Brown Jeffrey S | Granular channel width for power optimization |
| US20120022841A1 (en) | 2010-07-22 | 2012-01-26 | Polyhedron Software Ltd. | Method and apparatus for estimating the state of a system |
| US20120026917A1 (en) | 2009-01-09 | 2012-02-02 | Microsoft Corporation | Server-centric high performance network architecture for modular data centers |
| US8136071B2 (en) | 2007-09-12 | 2012-03-13 | Neal Solomon | Three dimensional integrated circuits and methods of fabrication |
| US20120072635A1 (en) | 2010-09-03 | 2012-03-22 | Panasonic Corporation | Relay device |
| US20120079147A1 (en) | 2009-07-07 | 2012-03-29 | Panasonic Corporation | Bus control device |
| US20120099475A1 (en) | 2010-10-21 | 2012-04-26 | Renesas Electronics Corporation | NoC SYSTEM AND INPUT SWITCHING DEVICE |
| US20120110541A1 (en) | 2010-10-29 | 2012-05-03 | International Business Machines Corporation | Constraint optimization of sub-net level routing in asic design |
| US20120110106A1 (en) | 2010-11-02 | 2012-05-03 | Sonics, Inc. | Apparatus and methods for on layer concurrency in an integrated circuit |
| US20120144065A1 (en) | 2010-11-05 | 2012-06-07 | Cray Inc. | Table-driven routing in a dragonfly processor interconnect network |
| US8203938B2 (en) | 2008-05-22 | 2012-06-19 | Level 3 Communications, Llc | Multi-router IGP fate sharing |
| US20120155250A1 (en) | 2010-12-21 | 2012-06-21 | Verizon Patent And Licensing Inc. | Method and system of providing micro-facilities for network recovery |
| US20120173846A1 (en) | 2010-12-30 | 2012-07-05 | Stmicroelectronics (Beijing) R&D Co., Ltd. | Method to reduce the energy cost of network-on-chip systems |
| US20120198408A1 (en) | 2011-01-31 | 2012-08-02 | Amit Chopra | System and method for automatic extraction of power intent from custom analog/custom digital/mixed signal schematic designs |
| US20120195321A1 (en) | 2011-02-02 | 2012-08-02 | Futurewei Technologies, Inc. | Method and Apparatus for Low-Latency Interconnection Networks Using Hierarchical Rings |
| US8281297B2 (en) | 2003-02-05 | 2012-10-02 | Arizona Board Of Regents | Reconfigurable processing |
| US8306042B1 (en) | 2009-06-19 | 2012-11-06 | Google Inc. | Class-based deterministic packet routing |
| US8312402B1 (en) | 2008-12-08 | 2012-11-13 | Cadence Design Systems, Inc. | Method and apparatus for broadband electromagnetic modeling of three-dimensional interconnects embedded in multilayered substrates |
| US20120311512A1 (en) | 2011-06-02 | 2012-12-06 | Daniel Michel | Display and automatic improvement of timing and area in a network-on-chip |
| US20130028083A1 (en) | 2011-03-09 | 2013-01-31 | Panasonic Corporation | Router, method for controlling router, and program |
| US20130028261A1 (en) | 2010-04-09 | 2013-01-31 | Foundation Of Soongsil University-Industry Cooperation | System-on-chip-based network protocol in consideration of network efficiency |
| US20130028090A1 (en) | 2010-05-12 | 2013-01-31 | Panasonic Corporation | Router and chip circuit |
| US20130054811A1 (en) | 2011-08-23 | 2013-02-28 | Kalray | Extensible network-on-chip |
| US20130051397A1 (en) | 2011-08-26 | 2013-02-28 | Sonics, Inc. | Credit flow control scheme in a router with flexible link widths utilizing minimal storage |
| US20130073771A1 (en) | 2010-05-28 | 2013-03-21 | Tohoku University | Asynchronous protocol converter |
| US20130080073A1 (en) | 2010-06-11 | 2013-03-28 | Waters Technologies Corporation | Techniques for mass spectrometry peak list computation using parallel processing |
| US8412795B2 (en) | 2009-04-29 | 2013-04-02 | Stmicroelectronics S.R.L. | Control device for a system-on-chip and corresponding method |
| KR20130033898A (en) | 2011-09-27 | 2013-04-04 | 성균관대학교산학협력단 | Three-dimensional network on chip |
| US20130086399A1 (en) | 2011-09-30 | 2013-04-04 | Cisco Technology, Inc. | Method, system and apparatus for network power management |
| US20130103369A1 (en) | 2011-10-25 | 2013-04-25 | Massachusetts Institute Of Technology | Methods and apparatus for constructing and analyzing component-based models of engineering systems |
| US20130100803A1 (en) * | 2011-10-21 | 2013-04-25 | Qualcomm Incorporated | Application based bandwidth control for communication networks |
| US20130103912A1 (en) | 2011-06-06 | 2013-04-25 | STMicroelectronics (R&D) Ltd. | Arrangement |
| WO2013063484A1 (en) | 2011-10-28 | 2013-05-02 | The Regents Of The University Of California | Multiple-core computer processor |
| US20130117543A1 (en) | 2011-11-04 | 2013-05-09 | Advanced Micro Devices, Inc. | Low overhead operation latency aware scheduler |
| US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
| US20130151215A1 (en) | 2011-12-12 | 2013-06-13 | Schlumberger Technology Corporation | Relaxed constraint delaunay method for discretizing fractured media |
| US20130148506A1 (en) | 2011-12-08 | 2013-06-13 | The Hong Kong University Of Science And Technology | Bufferless nonblocking networks on chip |
| US20130159944A1 (en) | 2011-12-15 | 2013-06-20 | Taiga Uno | Flare map calculating method and recording medium |
| US20130163615A1 (en) | 2011-12-21 | 2013-06-27 | Stmicroelectronics (Grenoble2) Sas | Control device, for instance for systems-on-chip, and corresponding method |
| US20130174113A1 (en) | 2011-12-30 | 2013-07-04 | Arteris SAS | Floorplan estimation |
| US8490110B2 (en) | 2008-02-15 | 2013-07-16 | International Business Machines Corporation | Network on chip with a low latency, high bandwidth application messaging interconnect |
| US8492886B2 (en) | 2010-02-16 | 2013-07-23 | Monolithic 3D Inc | 3D integrated circuit with logic |
| US20130191572A1 (en) | 2012-01-23 | 2013-07-25 | Qualcomm Incorporated | Transaction ordering to avoid bus deadlocks |
| US8503445B2 (en) | 2005-03-18 | 2013-08-06 | Cisco Technology, Inc. | Source specific multicast layer 2 networking device and method |
| US20130207801A1 (en) | 2012-02-14 | 2013-08-15 | James Barnes | Approach for prioritizing network alerts |
| US8514889B2 (en) | 2011-08-26 | 2013-08-20 | Sonics, Inc. | Use of common data format to facilitate link width conversion in a router with flexible link widths |
| US20130219148A1 (en) | 2012-02-17 | 2013-08-22 | National Taiwan University | Network on chip processor with multiple cores and routing method thereof |
| US8541819B1 (en) | 2010-12-09 | 2013-09-24 | Monolithic 3D Inc. | Semiconductor device and structure |
| US20130250792A1 (en) | 2011-07-22 | 2013-09-26 | Panasonic Corporation | Router |
| US20130254488A1 (en) | 2012-03-20 | 2013-09-26 | Stefanos Kaxiras | System and method for simplifying cache coherence using multiple write policies |
| US20130263068A1 (en) | 2012-03-27 | 2013-10-03 | International Business Machines Corporation | Relative ordering circuit synthesis |
| US20130268990A1 (en) | 2012-04-05 | 2013-10-10 | Stmicroelectronics S.R.I | Arrangement and method |
| US8572353B1 (en) | 2009-09-21 | 2013-10-29 | Tilera Corporation | Condensed router headers with low latency output port calculation |
| US20130294458A1 (en) | 2011-10-14 | 2013-11-07 | Panasonic Corporation | Router, method for controlling the router, and computer program |
| US20130305207A1 (en) | 2012-05-10 | 2013-11-14 | Synopsys Taiwan Co. Ltd. | Method for detecting and debugging design errors in low power ic design |
| US20130311819A1 (en) | 2011-09-29 | 2013-11-21 | Panasonic Corporation | Controller |
| US8601423B1 (en) | 2012-10-23 | 2013-12-03 | Netspeed Systems | Asymmetric mesh NoC topologies |
| US20130326458A1 (en) | 2012-06-01 | 2013-12-05 | International Business Machines Corporation | Timing refinement re-routing |
| US8614955B2 (en) | 2009-09-22 | 2013-12-24 | Ixia | Misdirected packet detection apparatus and method |
| US8619622B2 (en) | 2009-07-29 | 2013-12-31 | Kalray | Network on chip with quality of service |
| US20140013293A1 (en) | 2010-06-24 | 2014-01-09 | Synopsys Taiwan Co., LTD. | Hierarchical power map for low power design |
| US8661455B2 (en) | 2009-04-21 | 2014-02-25 | International Business Machines Corporation | Performance event triggering through direct interthread communication on a network on chip |
| US8667439B1 (en) | 2013-02-27 | 2014-03-04 | Netspeed Systems | Automatically connecting SoCs IP cores to interconnect nodes to minimize global latency and reduce interconnect cost |
| US20140068134A1 (en) | 2012-08-28 | 2014-03-06 | Huawei Technologies Co., Ltd. | Data transmission apparatus, system, and method |
| US20140068132A1 (en) | 2012-08-30 | 2014-03-06 | Netspeed Systems | Automatic construction of deadlock free interconnects |
| US20140082237A1 (en) | 2012-09-20 | 2014-03-20 | Aviad Wertheimer | Run-time fabric reconfiguration |
| US20140086260A1 (en) | 2012-09-27 | 2014-03-27 | Donglai Dai | Managing starvation and congestion in a two-dimensional network having flow control |
| US20140092740A1 (en) | 2012-09-29 | 2014-04-03 | Ren Wang | Adaptive packet deflection to achieve fair, low-cost, and/or energy-efficient quality of service in network on chip devices |
| US20140098683A1 (en) | 2012-10-09 | 2014-04-10 | Netspeed Systems | Heterogeneous channel capacities in an interconnect |
| US8705368B1 (en) | 2010-12-03 | 2014-04-22 | Google Inc. | Probabilistic distance-based arbitration |
| US20140112149A1 (en) | 2012-10-22 | 2014-04-24 | Stmicroelectronics (Grenoble 2) Sas | Closed loop end-to-end qos on-chip architecture |
| US8717875B2 (en) | 2011-04-15 | 2014-05-06 | Alcatel Lucent | Condensed core-energy-efficient architecture for WAN IP backbones |
| US20140126572A1 (en) | 2012-11-02 | 2014-05-08 | Altera Corporation | Programmable logic device with integrated network-on-chip |
| US20140143558A1 (en) | 2012-11-21 | 2014-05-22 | International Business Machines Corporation | Distributed chip level managed power system |
| US20140143557A1 (en) | 2012-11-21 | 2014-05-22 | International Business Machines Corporation | Distributed chip level power system |
| US8738860B1 (en) | 2010-10-25 | 2014-05-27 | Tilera Corporation | Computing in parallel processing environments |
| US20140211622A1 (en) | 2013-01-28 | 2014-07-31 | Netspeed Systems | Creating multiple noc layers for isolation or avoiding noc traffic congestion |
| US8798038B2 (en) | 2011-08-26 | 2014-08-05 | Sonics, Inc. | Efficient header generation in packetized protocols for flexible system on chip architectures |
| US20140232188A1 (en) | 2013-02-19 | 2014-08-21 | Qualcomm Incorporated | Method and apparatus for hybrid chip-level voltage scaling |
| US20140241376A1 (en) | 2013-02-27 | 2014-08-28 | Apple Inc. | Apparatus and Method for Controlling Transaction Flow in Integrated Circuits |
| US20140254388A1 (en) | 2013-03-11 | 2014-09-11 | Netspeed Systems | Reconfigurable noc for customizing traffic and optimizing performance after noc synthesis |
| US20150043575A1 (en) | 2013-08-07 | 2015-02-12 | Netspeed Systems | Supporting multicast in noc interconnect |
| US20150081941A1 (en) | 2013-09-18 | 2015-03-19 | International Business Machines Corporation | Shared receive queue allocation for network on a chip communication |
| US20150103822A1 (en) | 2013-10-15 | 2015-04-16 | Netspeed Systems | Noc interface protocol adaptive to varied host interface protocols |
| US20150109024A1 (en) | 2013-10-22 | 2015-04-23 | Vaughn Timothy Betz | Field Programmable Gate-Array with Embedded Network-on-Chip Hardware and Design Flow |
| US20150159330A1 (en) | 2013-12-09 | 2015-06-11 | The Procter & Gamble Company | Fibrous Structures Including an Active Agent and Having a Graphic Printed Thereon |
| US20150178435A1 (en) | 2013-12-19 | 2015-06-25 | Netspeed Systems | Automatic pipelining of noc channels to meet timing and/or performance |
| US20150331831A1 (en) | 2013-09-12 | 2015-11-19 | Empire Technology Development Llc. | Circuit switch pre-reservation in an on-chip network |
| US20150348600A1 (en) | 2014-05-30 | 2015-12-03 | Apple Inc. | Configurable voltage reduction for register file |
| US9210048B1 (en) | 2011-03-31 | 2015-12-08 | Amazon Technologies, Inc. | Clustered dispersion of resource use in shared computing environments |
| US9223711B2 (en) | 2013-08-13 | 2015-12-29 | Netspeed Systems | Combining associativity and cuckoo hashing |
| US9244845B2 (en) | 2014-05-12 | 2016-01-26 | Netspeed Systems | System and method for improving snoop performance |
| US9253085B2 (en) | 2012-12-21 | 2016-02-02 | Netspeed Systems | Hierarchical asymmetric mesh with virtual routers |
| US9294354B2 (en) | 2013-10-24 | 2016-03-22 | Netspeed Systems | Using multiple traffic profiles to design a network on chip |
| US9319232B2 (en) | 2014-04-04 | 2016-04-19 | Netspeed Systems | Integrated NoC for performing data communication and NoC functions |
| US20160180001A1 (en) * | 2014-12-20 | 2016-06-23 | Intel Corporation | System on chip configuration metadata |
| KR101652490B1 (en) | 2013-08-05 | 2016-08-30 | 넷스피드 시스템즈 | Automatic noc topology generation |
| US9444702B1 (en) | 2015-02-06 | 2016-09-13 | Netspeed Systems | System and method for visualization of NoC performance based on simulation output |
| US9473415B2 (en) | 2014-02-20 | 2016-10-18 | Netspeed Systems | QoS in a system with end-to-end flow control and QoS aware buffer allocation |
| US9471726B2 (en) | 2013-07-25 | 2016-10-18 | Netspeed Systems | System level simulation in network on chip architecture |
| US9473359B2 (en) | 2014-06-06 | 2016-10-18 | Netspeed Systems | Transactional traffic specification for network-on-chip design |
| US9477280B1 (en) | 2014-09-24 | 2016-10-25 | Netspeed Systems | Specification for automatic power management of network-on-chip and system-on-chip |
| US9529400B1 (en) | 2014-10-29 | 2016-12-27 | Netspeed Systems | Automatic power domain and voltage domain assignment to system-on-chip agents and network-on-chip elements |
| US9535848B2 (en) | 2014-06-18 | 2017-01-03 | Netspeed Systems | Using cuckoo movement for improved cache coherency |
| US9568970B1 (en) | 2015-02-12 | 2017-02-14 | Netspeed Systems, Inc. | Hardware and software enabled implementation of power profile management instructions in system on chip |
| US9571402B2 (en) | 2013-05-03 | 2017-02-14 | Netspeed Systems | Congestion control and QoS in NoC by regulating the injection traffic |
| US9571341B1 (en) | 2014-10-01 | 2017-02-14 | Netspeed Systems | Clock gating for system-on-chip elements |
| US20170063625A1 (en) | 2014-09-22 | 2017-03-02 | Netspeed Systems | Configurable router for a network on chip (noc) |
| US9660942B2 (en) | 2015-02-03 | 2017-05-23 | Netspeed Systems | Automatic buffer sizing for optimal network-on-chip design |
| US9699079B2 (en) | 2013-12-30 | 2017-07-04 | Netspeed Systems | Streaming bridge design with host interfaces and network on chip (NoC) layers |
| US20170270070A1 (en) * | 2013-03-22 | 2017-09-21 | Stmicroelectronics (Grenoble 2) Sas | Method of handling transactions, corresponding system and computer program product |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9559952B2 (en) * | 2013-05-06 | 2017-01-31 | Cisco Technology, Inc. | Routing internet protocol version 6 link-local addresses in a network environment |
-
2013
- 2013-12-30 US US14/144,258 patent/US9699079B2/en active Active
-
2017
- 2017-05-30 US US15/608,673 patent/US10084692B2/en active Active
Patent Citations (293)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4409838A (en) | 1980-07-02 | 1983-10-18 | U.S. Philips Corporation | Ultrasonic diagnostic device |
| US4933933A (en) | 1986-12-19 | 1990-06-12 | The California Institute Of Technology | Torus routing chip |
| US6058385A (en) | 1988-05-20 | 2000-05-02 | Koza; John R. | Simultaneous evolution of the architecture of a multi-part program while solving a problem using architecture altering operations |
| US5105424A (en) | 1988-06-02 | 1992-04-14 | California Institute Of Technology | Inter-computer message routing system with each computer having separate routinng automata for each dimension of the network |
| US5163016A (en) | 1990-03-06 | 1992-11-10 | At&T Bell Laboratories | Analytical development and verification of control-intensive systems |
| US5588152A (en) | 1990-11-13 | 1996-12-24 | International Business Machines Corporation | Advanced parallel processor including advanced support hardware |
| US6029220A (en) | 1991-10-09 | 2000-02-22 | Hitachi, Ltd. | Pipelined semiconductor devices suitable for ultra large scale integration |
| US5355455A (en) | 1991-11-19 | 1994-10-11 | International Business Machines Corporation | Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnected by a bus adaptor |
| US5432785A (en) | 1992-10-21 | 1995-07-11 | Bell Communications Research, Inc. | Broadband private virtual network service and system |
| US5563003A (en) | 1993-03-18 | 1996-10-08 | Hitachi, Ltd. | Fuel cell and supplementary electrolyte container and method for supplementing fuel cell with electrolyte |
| US5583990A (en) | 1993-12-10 | 1996-12-10 | Cray Research, Inc. | System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic on each type of virtual channel |
| US5859981A (en) | 1995-07-12 | 1999-01-12 | Super P.C., L.L.C. | Method for deadlock-free message passing in MIMD systems using routers and buffers |
| US5764740A (en) | 1995-07-14 | 1998-06-09 | Telefonaktiebolaget Lm Ericsson | System and method for optimal logical network capacity dimensioning with broadband traffic |
| US5991308A (en) | 1995-08-25 | 1999-11-23 | Terayon Communication Systems, Inc. | Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant |
| US5790554A (en) | 1995-10-04 | 1998-08-04 | Bay Networks, Inc. | Method and apparatus for processing data packets in a network |
| US5999530A (en) | 1995-10-12 | 1999-12-07 | 3Com Corporation | Method and apparatus for transparent intermediate system based filtering on a LAN of multicast packets |
| US6701361B1 (en) | 1996-08-22 | 2004-03-02 | Intermec Ip Corp. | Enhanced mobility and address resolution in a wireless premises based network |
| US6108739A (en) | 1996-08-29 | 2000-08-22 | Apple Computer, Inc. | Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system |
| US6377543B1 (en) | 1997-08-13 | 2002-04-23 | Telecommunications Research Laboratories | Path restoration of networks |
| US6003029A (en) | 1997-08-22 | 1999-12-14 | International Business Machines Corporation | Automatic subspace clustering of high dimensional data for data mining applications |
| US6101181A (en) | 1997-11-17 | 2000-08-08 | Cray Research Inc. | Virtual channel assignment in large torus systems |
| US6314487B1 (en) | 1997-12-26 | 2001-11-06 | Electronics And Telecommunications Research Institute | Adaptive routing controller of a crossbar core module used in a crossbar routing switch |
| US6249902B1 (en) | 1998-01-09 | 2001-06-19 | Silicon Perspective Corporation | Design hierarchy-based placement |
| US6415282B1 (en) | 1998-04-22 | 2002-07-02 | Nec Usa, Inc. | Method and apparatus for query refinement |
| US7808968B1 (en) | 1998-07-06 | 2010-10-05 | At&T Intellectual Property Ii, L.P. | Method for determining non-broadcast multiple access (NBMA) connectivity for routers having multiple local NBMA interfaces |
| US20020073380A1 (en) | 1998-09-30 | 2002-06-13 | Cadence Design Systems, Inc. | Block based design methodology with programmable components |
| US6674720B1 (en) | 1999-09-29 | 2004-01-06 | Silicon Graphics, Inc. | Age-based network arbitration system and method |
| US6778531B1 (en) | 1999-11-04 | 2004-08-17 | Lucent Technologies Inc. | Multicast routing with service-level guarantees between ingress egress-points in a packet network |
| US20020095430A1 (en) | 1999-12-30 | 2002-07-18 | Decode Genetics Ehf | SQL query generator utilizing matrix structures |
| US20040006584A1 (en) | 2000-08-08 | 2004-01-08 | Ivo Vandeweerd | Array of parallel programmable processing engines and deterministic method of operating the same |
| US7046633B2 (en) | 2000-09-21 | 2006-05-16 | Avici Systems, Inc. | Router implemented with a gamma graph interconnection network |
| US20020061025A1 (en) * | 2000-09-29 | 2002-05-23 | Shinya Masunaga | Data transmitting and receiving apparatus and data transmitting and receiving method |
| US20020071392A1 (en) | 2000-10-25 | 2002-06-13 | Telecommunications Research Laboratories, An Alberta Corporation | Design of a meta-mesh of chain sub-networks |
| US20020150094A1 (en) | 2000-10-27 | 2002-10-17 | Matthew Cheng | Hierarchical level-based internet protocol multicasting |
| US20020083159A1 (en) | 2000-11-06 | 2002-06-27 | Ward Julie A. | Designing interconnect fabrics |
| US6967926B1 (en) | 2000-12-31 | 2005-11-22 | Cisco Technology, Inc. | Method and apparatus for using barrier phases to limit packet disorder in a packet switching system |
| US20040103218A1 (en) | 2001-02-24 | 2004-05-27 | Blumrich Matthias A | Novel massively parallel supercomputer |
| US20030005149A1 (en) | 2001-04-25 | 2003-01-02 | Haas Zygmunt J. | Independent-tree ad hoc multicast routing |
| US6983461B2 (en) | 2001-07-27 | 2006-01-03 | International Business Machines Corporation | Method and system for deadlock detection and avoidance |
| US6711717B2 (en) | 2001-10-11 | 2004-03-23 | California Institute Of Technology | Method and system for compiling circuit designs |
| US20030088602A1 (en) | 2001-11-08 | 2003-05-08 | Koninklijke Philips Electronics N.V. | High-speed computation in arithmetic logic circuit |
| US20030145314A1 (en) | 2002-01-31 | 2003-07-31 | Khoa Nguyen | Method of efficient dynamic data cache prefetch insertion |
| US20070189283A1 (en) | 2002-03-06 | 2007-08-16 | Agere Systems Inc. | Characterizing transmission of data segments within a switch fabric using multiple counters for each destination node |
| US20040019814A1 (en) | 2002-05-17 | 2004-01-29 | Stmicroelectronics Sa | Architecture for controlling dissipated power in a system-on-chip and related system |
| US20090187756A1 (en) | 2002-05-31 | 2009-07-23 | Interuniversitair Microelektronica Centrum (Imec) | System and method for hardware-software multitasking on a reconfigurable computing platform |
| US20040049565A1 (en) | 2002-09-11 | 2004-03-11 | International Business Machines Corporation | Methods and apparatus for root cause identification and problem determination in distributed systems |
| US6925627B1 (en) | 2002-12-20 | 2005-08-02 | Conexant Systems, Inc. | Method and apparatus for power routing in an integrated circuit |
| US8281297B2 (en) | 2003-02-05 | 2012-10-02 | Arizona Board Of Regents | Reconfigurable processing |
| US20040216072A1 (en) | 2003-04-17 | 2004-10-28 | International Business Machines Corporation | Porosity aware buffered steiner tree construction |
| US7065730B2 (en) | 2003-04-17 | 2006-06-20 | International Business Machines Corporation | Porosity aware buffered steiner tree construction |
| US8020163B2 (en) | 2003-06-02 | 2011-09-13 | Interuniversitair Microelektronica Centrum (Imec) | Heterogeneous multiprocessor network on chip devices, methods and operating systems for control thereof |
| US20050203988A1 (en) | 2003-06-02 | 2005-09-15 | Vincent Nollet | Heterogeneous multiprocessor network on chip devices, methods and operating systems for control thereof |
| US7318214B1 (en) | 2003-06-19 | 2008-01-08 | Invarium, Inc. | System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections |
| US7725859B1 (en) | 2003-08-01 | 2010-05-25 | Cadence Design Systems, Inc. | Methods and mechanisms for inserting metal fill data |
| US7379424B1 (en) | 2003-08-18 | 2008-05-27 | Cray Inc. | Systems and methods for routing packets in multiprocessor computer systems |
| US20050147081A1 (en) | 2003-12-26 | 2005-07-07 | Swarup Acharya | Route determination method and apparatus for virtually-concatenated data traffic |
| US7564865B2 (en) | 2004-04-05 | 2009-07-21 | Koninklijke Philips Electronics N.V. | Weight factor based allocation of time slot to use link in connection path in network on chip IC |
| US20050228930A1 (en) | 2004-04-09 | 2005-10-13 | Broadcom Corporation | Programmable inter-virtual channel and intra-virtual channel instructions issuing rules for an I/O bus of a system-on-a-chip processor |
| US7143221B2 (en) | 2004-06-08 | 2006-11-28 | Arm Limited | Method of arbitrating between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit of a data processing apparatus |
| US20060031615A1 (en) | 2004-06-08 | 2006-02-09 | Arm Limited | Performing arbitration in a data processing apparatus |
| US20050286543A1 (en) | 2004-06-24 | 2005-12-29 | Stmicroelectronics Sa | On-chip packet-switched communication system |
| US7583602B2 (en) | 2004-06-30 | 2009-09-01 | Alcatel-Lucent Usa Inc. | Methods and devices for routing traffic using a configurable access wireless network |
| US20060002303A1 (en) | 2004-06-30 | 2006-01-05 | Yigal Bejerano | Methods and devices for routing traffic using a configurable access wireless network |
| US20060053312A1 (en) | 2004-09-07 | 2006-03-09 | Jones Carl E | Apparatus, system, and method for securely providing power supply commands |
| US20060075169A1 (en) | 2004-09-30 | 2006-04-06 | Arm Limited | Bus deadlock avoidance |
| US7774783B2 (en) | 2004-12-23 | 2010-08-10 | Microsoft Corporation | Method and apparatus for detecting deadlocks |
| US20060161875A1 (en) | 2005-01-06 | 2006-07-20 | Chae-Eun Rhee | Method of creating core-tile-switch mapping architecture in on-chip bus and computer-readable medium for recording the method |
| US8059551B2 (en) | 2005-02-15 | 2011-11-15 | Raytheon Bbn Technologies Corp. | Method for source-spoofed IP packet traceback |
| US20060206297A1 (en) | 2005-03-02 | 2006-09-14 | Yasuhiro Ishiyama | Semiconductor designing apparatus |
| US20060209846A1 (en) | 2005-03-08 | 2006-09-21 | Commissariat A L'energie Atomique | Globally asynchronous communication architecture for system on chip |
| US7957381B2 (en) | 2005-03-08 | 2011-06-07 | Commissariat A L'energie Atomique | Globally asynchronous communication architecture for system on chip |
| US8503445B2 (en) | 2005-03-18 | 2013-08-06 | Cisco Technology, Inc. | Source specific multicast layer 2 networking device and method |
| US7853774B1 (en) | 2005-03-25 | 2010-12-14 | Tilera Corporation | Managing buffer storage in a parallel processing environment |
| US7461236B1 (en) | 2005-03-25 | 2008-12-02 | Tilera Corporation | Transferring data in a parallel processing environment |
| US20080186998A1 (en) | 2005-04-06 | 2008-08-07 | Koninklijke Philips Electronics, N.V. | Network-On-Chip Environment and Method for Reduction of Latency |
| US20070088537A1 (en) | 2005-04-11 | 2007-04-19 | Stmicroelectronics S.R.L. | Architecture for dynamically reconfigurable system-on-chip arrangements, related methods and computer program product |
| US20090122703A1 (en) | 2005-04-13 | 2009-05-14 | Koninklijke Philips Electronics, N.V. | Electronic Device and Method for Flow Control |
| US20060268909A1 (en) | 2005-05-31 | 2006-11-30 | Stmicroelectronics, Inc. | Hyper-Ring-on-Chip (HyRoC) architecture |
| US20090070726A1 (en) | 2005-06-09 | 2009-03-12 | Pyxis Technology, Inc. | Enhanced Routing Grid System and Method |
| US7509619B1 (en) | 2005-06-22 | 2009-03-24 | Xilinx, Inc. | Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languages |
| US20110276937A1 (en) | 2005-06-24 | 2011-11-10 | Pulsic Limited | Integrated Circuit Routing with Compaction |
| US7917885B2 (en) | 2005-06-27 | 2011-03-29 | Tela Innovations, Inc. | Methods for creating primitive constructed standard cells |
| US20080232387A1 (en) | 2005-07-19 | 2008-09-25 | Koninklijke Philips Electronics N.V. | Electronic Device and Method of Communication Resource Allocation |
| US20070038987A1 (en) | 2005-08-10 | 2007-02-15 | Moriyoshi Ohara | Preprocessor to improve the performance of message-passing-based parallel programs on virtualized multi-core processors |
| US7437518B2 (en) | 2005-09-07 | 2008-10-14 | Intel Corporation | Hiding conflict, coherence completion and transaction ID elements of a coherence protocol |
| US7693064B2 (en) | 2005-10-24 | 2010-04-06 | Cisco Technology, Inc. | Forwarding packets to a directed acyclic graph destination using link selection based on received link metrics |
| US7590959B2 (en) | 2005-10-31 | 2009-09-15 | Seiko Epson Corporation | Layout system, layout program, and layout method for text or other layout elements along a grid |
| US20070118320A1 (en) | 2005-11-04 | 2007-05-24 | Synopsys, Inc. | Simulating topography of a conductive material in a semiconductor wafer |
| US20070147379A1 (en) | 2005-12-22 | 2007-06-28 | Samsung Electronics Co., Ltd. | Network interface controlling lock operation in accordance with advanced extensible interface protocol, packet data communication on-chip interconnect system including the network interface, and method of operating the network interface |
| US20070162903A1 (en) | 2006-01-06 | 2007-07-12 | Babb Robert G Ii | Systems and methods for identifying and displaying dependencies |
| US20070244676A1 (en) | 2006-03-03 | 2007-10-18 | Li Shang | Adaptive analysis methods |
| US8448102B2 (en) | 2006-03-09 | 2013-05-21 | Tela Innovations, Inc. | Optimizing layout of irregular structures in regular layout context |
| US20070256044A1 (en) | 2006-04-26 | 2007-11-01 | Gary Coryer | System and method to power route hierarchical designs that employ macro reuse |
| US20080120129A1 (en) | 2006-05-13 | 2008-05-22 | Michael Seubert | Consistent set of interfaces derived from a business object model |
| US20070267680A1 (en) | 2006-05-17 | 2007-11-22 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
| US20070274331A1 (en) | 2006-05-29 | 2007-11-29 | Stmicroelectronics Sa | On-chip bandwidth allocator |
| US7724735B2 (en) | 2006-05-29 | 2010-05-25 | Stmicroelectronics Sa | On-chip bandwidth allocator |
| US20080126569A1 (en) | 2006-09-13 | 2008-05-29 | Samsung Electronics Co., Ltd. | Network on chip (NoC) response signal control apparatus and NoC response signal control method using the apparatus |
| US20080072182A1 (en) | 2006-09-19 | 2008-03-20 | The Regents Of The University Of California | Structured and parameterized model order reduction |
| US20090313592A1 (en) | 2006-10-10 | 2009-12-17 | Ecole Polytechnique Federale De Lausanne (Epfl) | Method to design network-on-chip (noc) - based communication systems |
| US20080127014A1 (en) | 2006-10-25 | 2008-05-29 | Cadence Design Systems, Inc. | Method and system for equivalence checking of a low power design |
| US20080211538A1 (en) | 2006-11-29 | 2008-09-04 | Nec Laboratories America | Flexible wrapper architecture for tiled networks on a chip |
| US20110103799A1 (en) | 2006-12-22 | 2011-05-05 | Assaf Shacham | Systems And Methods For On-Chip Data Communication |
| US20080184259A1 (en) | 2007-01-25 | 2008-07-31 | Lesartre Gregg B | End node transactions at threshold-partial fullness of storage space |
| US20100040162A1 (en) | 2007-04-10 | 2010-02-18 | Naoki Suehiro | Transmission method, transmission device, receiving method, and receiving device |
| US20080285463A1 (en) * | 2007-05-14 | 2008-11-20 | Cisco Technology, Inc. | Tunneling reports for real-time internet protocol media streams |
| US20090037888A1 (en) | 2007-07-30 | 2009-02-05 | Fujitsu Limited | Simulation of program execution to detect problem such as deadlock |
| US20090046727A1 (en) | 2007-08-16 | 2009-02-19 | D. E. Shaw Research, Llc | Routing with virtual channels |
| US20090067331A1 (en) | 2007-09-10 | 2009-03-12 | Juniper Networks, Inc. | Routing network packets based on electrical power procurement arrangements |
| US8136071B2 (en) | 2007-09-12 | 2012-03-13 | Neal Solomon | Three dimensional integrated circuits and methods of fabrication |
| US8018249B2 (en) | 2007-09-13 | 2011-09-13 | Friedrich-Alexander-Universitaet-Erlangen-Nuernberg | Logic chip, logic system and method for designing a logic chip |
| US20090210184A1 (en) | 2007-09-18 | 2009-08-20 | Nec Laboratories America, Inc. | Variation tolerant Network on Chip (NoC) with self-calibrating links |
| US20090089725A1 (en) | 2007-09-28 | 2009-04-02 | Cadence Design Systems, Inc. | Synthesis of assertions from statements of power intent |
| US8099757B2 (en) | 2007-10-15 | 2012-01-17 | Time Warner Cable Inc. | Methods and apparatus for revenue-optimized delivery of content in a network |
| US7701252B1 (en) | 2007-11-06 | 2010-04-20 | Altera Corporation | Stacked die network-on-chip for FPGA |
| US20090125706A1 (en) | 2007-11-08 | 2009-05-14 | Hoover Russell D | Software Pipelining on a Network on Chip |
| US20120209944A1 (en) | 2007-11-12 | 2012-08-16 | International Business Machines Corporation | Software Pipelining On A Network On Chip |
| US8261025B2 (en) | 2007-11-12 | 2012-09-04 | International Business Machines Corporation | Software pipelining on a network on chip |
| US20090125574A1 (en) | 2007-11-12 | 2009-05-14 | Mejdrich Eric O | Software Pipelining On a Network On Chip |
| US20090135739A1 (en) | 2007-11-27 | 2009-05-28 | Hoover Russell D | Network On Chip With Partitions |
| US20090138567A1 (en) | 2007-11-27 | 2009-05-28 | International Business Machines Corporation | Network on chip with partitions |
| US20110022754A1 (en) | 2007-12-06 | 2011-01-27 | Technion Research & Development Foundation Ltd | Bus enhanced network on chip |
| US8407425B2 (en) | 2007-12-28 | 2013-03-26 | Intel Corporation | Obscuring memory access patterns in conjunction with deadlock detection or avoidance |
| US20090172304A1 (en) | 2007-12-28 | 2009-07-02 | Shay Gueron | Obscuring Memory Access Patterns in Conjunction with Deadlock Detection or Avoidance |
| US20090187716A1 (en) | 2008-01-17 | 2009-07-23 | Miguel Comparan | Network On Chip that Maintains Cache Coherency with Invalidate Commands |
| US8490110B2 (en) | 2008-02-15 | 2013-07-16 | International Business Machines Corporation | Network on chip with a low latency, high bandwidth application messaging interconnect |
| US20090231348A1 (en) | 2008-03-11 | 2009-09-17 | Eric Oliver Mejdrich | Image Processing with Highly Threaded Texture Fragment Generation |
| US7973804B2 (en) | 2008-03-11 | 2011-07-05 | International Business Machines Corporation | Image processing with highly threaded texture fragment generation |
| US20090256836A1 (en) | 2008-04-11 | 2009-10-15 | Dave Fowler | Hybrid rendering of image data utilizing streaming geometry frontend interconnected to physical rendering backend through dynamic accelerated data structure generator |
| US20090268677A1 (en) | 2008-04-24 | 2009-10-29 | National Taiwan University | network resource allocation system and method of the same |
| US8020168B2 (en) | 2008-05-09 | 2011-09-13 | International Business Machines Corporation | Dynamic virtual software pipelining on a network on chip |
| US20090282222A1 (en) | 2008-05-09 | 2009-11-12 | International Business Machines Corporation | Dynamic Virtual Software Pipelining On A Network On Chip |
| US20090282227A1 (en) | 2008-05-09 | 2009-11-12 | International Business Machines Corporation | Monitoring Software Pipeline Performance On A Network On Chip |
| US20090285222A1 (en) | 2008-05-15 | 2009-11-19 | International Business Machines Corporation | Network On Chip With Minimum Guaranteed Bandwidth For Virtual Communications Channels |
| US8203938B2 (en) | 2008-05-22 | 2012-06-19 | Level 3 Communications, Llc | Multi-router IGP fate sharing |
| US20090300292A1 (en) | 2008-05-30 | 2009-12-03 | Zhen Fang | Using criticality information to route cache coherency communications |
| US8438578B2 (en) | 2008-06-09 | 2013-05-07 | International Business Machines Corporation | Network on chip with an I/O accelerator |
| US20130179902A1 (en) | 2008-06-09 | 2013-07-11 | International Business Machines Corporation | Network On Chip With An I/O Accelerator |
| US8726295B2 (en) | 2008-06-09 | 2014-05-13 | International Business Machines Corporation | Network on chip with an I/O accelerator |
| US20090307714A1 (en) | 2008-06-09 | 2009-12-10 | International Business Machines Corporation | Network on chip with an i/o accelerator |
| US20110060831A1 (en) | 2008-06-12 | 2011-03-10 | Tomoki Ishii | Network monitoring device, bus system monitoring device, method and program |
| US8050256B1 (en) | 2008-07-08 | 2011-11-01 | Tilera Corporation | Configuring routing in mesh networks |
| US20100242003A1 (en) | 2008-11-07 | 2010-09-23 | Ka-Kei Kwok | Hierarchical Verification Of Clock Domain Crossings |
| US20110307734A1 (en) | 2008-11-26 | 2011-12-15 | Danmarks Tekniske Universitet | Biologically inspired hardware cell architecture |
| US8312402B1 (en) | 2008-12-08 | 2012-11-13 | Cadence Design Systems, Inc. | Method and apparatus for broadband electromagnetic modeling of three-dimensional interconnects embedded in multilayered substrates |
| US20100158005A1 (en) | 2008-12-23 | 2010-06-24 | Suvhasis Mukhopadhyay | System-On-a-Chip and Multi-Chip Systems Supporting Advanced Telecommunication Functions |
| WO2010074872A1 (en) | 2008-12-23 | 2010-07-01 | Transwitch Corporation | System-on-a-chip and multi-chip systems supporting advanced telecommunications and other data processing applications |
| US20100162019A1 (en) | 2008-12-24 | 2010-06-24 | Stmicro Electronics Pvt. Ltd. | Power management in a device |
| US20120026917A1 (en) | 2009-01-09 | 2012-02-02 | Microsoft Corporation | Server-centric high performance network architecture for modular data centers |
| US20100211718A1 (en) | 2009-02-17 | 2010-08-19 | Paul Gratz | Method and apparatus for congestion-aware routing in a computer interconnection network |
| US20100223505A1 (en) | 2009-03-02 | 2010-09-02 | International Business Machines Corporation | Software table walk during test verification of a simulated densely threaded network on a chip |
| US8661455B2 (en) | 2009-04-21 | 2014-02-25 | International Business Machines Corporation | Performance event triggering through direct interthread communication on a network on chip |
| US8412795B2 (en) | 2009-04-29 | 2013-04-02 | Stmicroelectronics S.R.L. | Control device for a system-on-chip and corresponding method |
| US8306042B1 (en) | 2009-06-19 | 2012-11-06 | Google Inc. | Class-based deterministic packet routing |
| US20120079147A1 (en) | 2009-07-07 | 2012-03-29 | Panasonic Corporation | Bus control device |
| US8619622B2 (en) | 2009-07-29 | 2013-12-31 | Kalray | Network on chip with quality of service |
| US8098677B1 (en) | 2009-07-31 | 2012-01-17 | Anue Systems, Inc. | Superset packet forwarding for overlapping filters and related systems and methods |
| US20110035523A1 (en) | 2009-08-07 | 2011-02-10 | Brett Stanley Feero | Communication infrastructure for a data processing apparatus and a method of operation of such a communication infrastructure |
| US20110072407A1 (en) | 2009-09-18 | 2011-03-24 | International Business Machines Corporation | Automatic Positioning of Gate Array Circuits in an Integrated Circuit Design |
| US8572353B1 (en) | 2009-09-21 | 2013-10-29 | Tilera Corporation | Condensed router headers with low latency output port calculation |
| US8614955B2 (en) | 2009-09-22 | 2013-12-24 | Ixia | Misdirected packet detection apparatus and method |
| US20110085550A1 (en) | 2009-10-13 | 2011-04-14 | Jean-Jacques Lecler | Zero-latency network on chip (NoC) |
| US20110085561A1 (en) | 2009-10-13 | 2011-04-14 | Jung Ho Ahn | Incremental Adaptive Packet Routing In A Multi-Dimensional Network |
| US20110119322A1 (en) | 2009-11-13 | 2011-05-19 | International Business Machines Corporation | On-Chip Networks for Flexible Three-Dimensional Chip Integration |
| US20110173258A1 (en) | 2009-12-17 | 2011-07-14 | International Business Machines Corporation | Collective Acceleration Unit Tree Flow Control and Retransmit |
| US20110154282A1 (en) | 2009-12-17 | 2011-06-23 | Springsoft, Inc. | Systems and methods for designing and making integrated circuits with consideration of wiring demand ratio |
| US20110191774A1 (en) * | 2010-02-01 | 2011-08-04 | Yar-Sun Hsu | Noc-centric system exploration platform and parallel application communication mechanism description format used by the same |
| US20110191088A1 (en) | 2010-02-01 | 2011-08-04 | Yar-Sun Hsu | Object-oriented network-on-chip modeling |
| US8492886B2 (en) | 2010-02-16 | 2013-07-23 | Monolithic 3D Inc | 3D integrated circuit with logic |
| US20110235531A1 (en) | 2010-03-29 | 2011-09-29 | Vangal Sriram R | Performance And Traffic Aware Heterogeneous Interconnection Network |
| US20110243147A1 (en) | 2010-03-31 | 2011-10-06 | Toshiba America Research, Inc. | Router design for 3d network-on-chip |
| US20130028261A1 (en) | 2010-04-09 | 2013-01-31 | Foundation Of Soongsil University-Industry Cooperation | System-on-chip-based network protocol in consideration of network efficiency |
| US20130028090A1 (en) | 2010-05-12 | 2013-01-31 | Panasonic Corporation | Router and chip circuit |
| US20130073771A1 (en) | 2010-05-28 | 2013-03-21 | Tohoku University | Asynchronous protocol converter |
| US20110302345A1 (en) | 2010-06-03 | 2011-12-08 | Philippe Boucard | Network on chip (noc) with qos features |
| US20130179613A1 (en) | 2010-06-03 | 2013-07-11 | Arteris S.A. | Network on chip (noc) with qos features |
| US20130080073A1 (en) | 2010-06-11 | 2013-03-28 | Waters Technologies Corporation | Techniques for mass spectrometry peak list computation using parallel processing |
| US8352774B2 (en) | 2010-06-23 | 2013-01-08 | King Fahd University Of Petroleum And Minerals | Inter-clock domain data transfer FIFO circuit |
| US20110320854A1 (en) | 2010-06-23 | 2011-12-29 | Elrabaa Muhammad E S | Inter-clock domain data transfer FIFO circuit |
| US20140013293A1 (en) | 2010-06-24 | 2014-01-09 | Synopsys Taiwan Co., LTD. | Hierarchical power map for low power design |
| US20110320991A1 (en) | 2010-06-24 | 2011-12-29 | Springsoft Usa, Inc. | Hierarchial power map for low power design |
| US20120023473A1 (en) | 2010-07-21 | 2012-01-26 | Brown Jeffrey S | Granular channel width for power optimization |
| US20120022841A1 (en) | 2010-07-22 | 2012-01-26 | Polyhedron Software Ltd. | Method and apparatus for estimating the state of a system |
| US20120072635A1 (en) | 2010-09-03 | 2012-03-22 | Panasonic Corporation | Relay device |
| US20120099475A1 (en) | 2010-10-21 | 2012-04-26 | Renesas Electronics Corporation | NoC SYSTEM AND INPUT SWITCHING DEVICE |
| US8738860B1 (en) | 2010-10-25 | 2014-05-27 | Tilera Corporation | Computing in parallel processing environments |
| US8543964B2 (en) | 2010-10-29 | 2013-09-24 | International Business Machines Corporation | Constraint optimization of sub-net level routing in asic design |
| US20120110541A1 (en) | 2010-10-29 | 2012-05-03 | International Business Machines Corporation | Constraint optimization of sub-net level routing in asic design |
| US20120110106A1 (en) | 2010-11-02 | 2012-05-03 | Sonics, Inc. | Apparatus and methods for on layer concurrency in an integrated circuit |
| US20120144065A1 (en) | 2010-11-05 | 2012-06-07 | Cray Inc. | Table-driven routing in a dragonfly processor interconnect network |
| US8705368B1 (en) | 2010-12-03 | 2014-04-22 | Google Inc. | Probabilistic distance-based arbitration |
| US8541819B1 (en) | 2010-12-09 | 2013-09-24 | Monolithic 3D Inc. | Semiconductor device and structure |
| US20120155250A1 (en) | 2010-12-21 | 2012-06-21 | Verizon Patent And Licensing Inc. | Method and system of providing micro-facilities for network recovery |
| US20120173846A1 (en) | 2010-12-30 | 2012-07-05 | Stmicroelectronics (Beijing) R&D Co., Ltd. | Method to reduce the energy cost of network-on-chip systems |
| US20120198408A1 (en) | 2011-01-31 | 2012-08-02 | Amit Chopra | System and method for automatic extraction of power intent from custom analog/custom digital/mixed signal schematic designs |
| US20120195321A1 (en) | 2011-02-02 | 2012-08-02 | Futurewei Technologies, Inc. | Method and Apparatus for Low-Latency Interconnection Networks Using Hierarchical Rings |
| US20130028083A1 (en) | 2011-03-09 | 2013-01-31 | Panasonic Corporation | Router, method for controlling router, and program |
| US9210048B1 (en) | 2011-03-31 | 2015-12-08 | Amazon Technologies, Inc. | Clustered dispersion of resource use in shared computing environments |
| US8717875B2 (en) | 2011-04-15 | 2014-05-06 | Alcatel Lucent | Condensed core-energy-efficient architecture for WAN IP backbones |
| US20120311512A1 (en) | 2011-06-02 | 2012-12-06 | Daniel Michel | Display and automatic improvement of timing and area in a network-on-chip |
| US8793644B2 (en) | 2011-06-02 | 2014-07-29 | Qualcomm Technologies, Inc. | Display and automatic improvement of timing and area in a network-on-chip |
| US20130103912A1 (en) | 2011-06-06 | 2013-04-25 | STMicroelectronics (R&D) Ltd. | Arrangement |
| US20130250792A1 (en) | 2011-07-22 | 2013-09-26 | Panasonic Corporation | Router |
| US20130054811A1 (en) | 2011-08-23 | 2013-02-28 | Kalray | Extensible network-on-chip |
| US20130051397A1 (en) | 2011-08-26 | 2013-02-28 | Sonics, Inc. | Credit flow control scheme in a router with flexible link widths utilizing minimal storage |
| US8798038B2 (en) | 2011-08-26 | 2014-08-05 | Sonics, Inc. | Efficient header generation in packetized protocols for flexible system on chip architectures |
| US8514889B2 (en) | 2011-08-26 | 2013-08-20 | Sonics, Inc. | Use of common data format to facilitate link width conversion in a router with flexible link widths |
| US8711867B2 (en) | 2011-08-26 | 2014-04-29 | Sonics, Inc. | Credit flow control scheme in a router with flexible link widths utilizing minimal storage |
| KR20130033898A (en) | 2011-09-27 | 2013-04-04 | 성균관대학교산학협력단 | Three-dimensional network on chip |
| US20130311819A1 (en) | 2011-09-29 | 2013-11-21 | Panasonic Corporation | Controller |
| US20130086399A1 (en) | 2011-09-30 | 2013-04-04 | Cisco Technology, Inc. | Method, system and apparatus for network power management |
| US20130294458A1 (en) | 2011-10-14 | 2013-11-07 | Panasonic Corporation | Router, method for controlling the router, and computer program |
| US20130100803A1 (en) * | 2011-10-21 | 2013-04-25 | Qualcomm Incorporated | Application based bandwidth control for communication networks |
| US20130103369A1 (en) | 2011-10-25 | 2013-04-25 | Massachusetts Institute Of Technology | Methods and apparatus for constructing and analyzing component-based models of engineering systems |
| WO2013063484A1 (en) | 2011-10-28 | 2013-05-02 | The Regents Of The University Of California | Multiple-core computer processor |
| US20140281243A1 (en) | 2011-10-28 | 2014-09-18 | The Regents Of The University Of California | Multiple-core computer processor |
| US20130117543A1 (en) | 2011-11-04 | 2013-05-09 | Advanced Micro Devices, Inc. | Low overhead operation latency aware scheduler |
| US20130148506A1 (en) | 2011-12-08 | 2013-06-13 | The Hong Kong University Of Science And Technology | Bufferless nonblocking networks on chip |
| US20130151215A1 (en) | 2011-12-12 | 2013-06-13 | Schlumberger Technology Corporation | Relaxed constraint delaunay method for discretizing fractured media |
| US20130159944A1 (en) | 2011-12-15 | 2013-06-20 | Taiga Uno | Flare map calculating method and recording medium |
| US20130163615A1 (en) | 2011-12-21 | 2013-06-27 | Stmicroelectronics (Grenoble2) Sas | Control device, for instance for systems-on-chip, and corresponding method |
| US20130174113A1 (en) | 2011-12-30 | 2013-07-04 | Arteris SAS | Floorplan estimation |
| US20130191572A1 (en) | 2012-01-23 | 2013-07-25 | Qualcomm Incorporated | Transaction ordering to avoid bus deadlocks |
| US20130207801A1 (en) | 2012-02-14 | 2013-08-15 | James Barnes | Approach for prioritizing network alerts |
| US20130219148A1 (en) | 2012-02-17 | 2013-08-22 | National Taiwan University | Network on chip processor with multiple cores and routing method thereof |
| US20130254488A1 (en) | 2012-03-20 | 2013-09-26 | Stefanos Kaxiras | System and method for simplifying cache coherence using multiple write policies |
| US20130263068A1 (en) | 2012-03-27 | 2013-10-03 | International Business Machines Corporation | Relative ordering circuit synthesis |
| US20130268990A1 (en) | 2012-04-05 | 2013-10-10 | Stmicroelectronics S.R.I | Arrangement and method |
| US20130305207A1 (en) | 2012-05-10 | 2013-11-14 | Synopsys Taiwan Co. Ltd. | Method for detecting and debugging design errors in low power ic design |
| US20130326458A1 (en) | 2012-06-01 | 2013-12-05 | International Business Machines Corporation | Timing refinement re-routing |
| US8635577B2 (en) | 2012-06-01 | 2014-01-21 | International Business Machines Corporation | Timing refinement re-routing |
| US20140068134A1 (en) | 2012-08-28 | 2014-03-06 | Huawei Technologies Co., Ltd. | Data transmission apparatus, system, and method |
| US20140068132A1 (en) | 2012-08-30 | 2014-03-06 | Netspeed Systems | Automatic construction of deadlock free interconnects |
| CN103684961A (en) | 2012-08-30 | 2014-03-26 | 网速系统公司 | Automatic construction of deadlock free interconnects |
| US9244880B2 (en) | 2012-08-30 | 2016-01-26 | Netspeed Systems | Automatic construction of deadlock free interconnects |
| US20140082237A1 (en) | 2012-09-20 | 2014-03-20 | Aviad Wertheimer | Run-time fabric reconfiguration |
| US20140086260A1 (en) | 2012-09-27 | 2014-03-27 | Donglai Dai | Managing starvation and congestion in a two-dimensional network having flow control |
| US20140092740A1 (en) | 2012-09-29 | 2014-04-03 | Ren Wang | Adaptive packet deflection to achieve fair, low-cost, and/or energy-efficient quality of service in network on chip devices |
| US20140098683A1 (en) | 2012-10-09 | 2014-04-10 | Netspeed Systems | Heterogeneous channel capacities in an interconnect |
| US8885510B2 (en) | 2012-10-09 | 2014-11-11 | Netspeed Systems | Heterogeneous channel capacities in an interconnect |
| JP6093867B2 (en) | 2012-10-09 | 2017-03-08 | ネットスピード システムズ | Non-uniform channel capacity in the interconnect |
| WO2014059024A1 (en) | 2012-10-09 | 2014-04-17 | Netspeed Systems | Heterogeneous channel capacities in an interconnect |
| US20140112149A1 (en) | 2012-10-22 | 2014-04-24 | Stmicroelectronics (Grenoble 2) Sas | Closed loop end-to-end qos on-chip architecture |
| US20140115218A1 (en) | 2012-10-23 | 2014-04-24 | Netspeed Systems | ASYMMETRIC MESH NoC TOPOLOGIES |
| US20140115298A1 (en) | 2012-10-23 | 2014-04-24 | Netspeed Systems | ASYMMETRIC MESH NoC TOPOLOGIES |
| US8601423B1 (en) | 2012-10-23 | 2013-12-03 | Netspeed Systems | Asymmetric mesh NoC topologies |
| US8819611B2 (en) | 2012-10-23 | 2014-08-26 | Netspeed Systems | Asymmetric mesh NoC topologies |
| US20140126572A1 (en) | 2012-11-02 | 2014-05-08 | Altera Corporation | Programmable logic device with integrated network-on-chip |
| US20140143558A1 (en) | 2012-11-21 | 2014-05-22 | International Business Machines Corporation | Distributed chip level managed power system |
| US20140143557A1 (en) | 2012-11-21 | 2014-05-22 | International Business Machines Corporation | Distributed chip level power system |
| US9253085B2 (en) | 2012-12-21 | 2016-02-02 | Netspeed Systems | Hierarchical asymmetric mesh with virtual routers |
| US20140211622A1 (en) | 2013-01-28 | 2014-07-31 | Netspeed Systems | Creating multiple noc layers for isolation or avoiding noc traffic congestion |
| US20140232188A1 (en) | 2013-02-19 | 2014-08-21 | Qualcomm Incorporated | Method and apparatus for hybrid chip-level voltage scaling |
| JP5936793B2 (en) | 2013-02-27 | 2016-06-22 | ネットスピード システムズ | Method of interconnecting auto-connect SOCS IP cores to nodes to minimize overall latency and reduce interconnect costs |
| US20140241376A1 (en) | 2013-02-27 | 2014-08-28 | Apple Inc. | Apparatus and Method for Controlling Transaction Flow in Integrated Circuits |
| US8667439B1 (en) | 2013-02-27 | 2014-03-04 | Netspeed Systems | Automatically connecting SoCs IP cores to interconnect nodes to minimize global latency and reduce interconnect cost |
| US20140254388A1 (en) | 2013-03-11 | 2014-09-11 | Netspeed Systems | Reconfigurable noc for customizing traffic and optimizing performance after noc synthesis |
| US20170270070A1 (en) * | 2013-03-22 | 2017-09-21 | Stmicroelectronics (Grenoble 2) Sas | Method of handling transactions, corresponding system and computer program product |
| US9571402B2 (en) | 2013-05-03 | 2017-02-14 | Netspeed Systems | Congestion control and QoS in NoC by regulating the injection traffic |
| US9471726B2 (en) | 2013-07-25 | 2016-10-18 | Netspeed Systems | System level simulation in network on chip architecture |
| US20170061053A1 (en) | 2013-07-25 | 2017-03-02 | Netspeed Systems | System level simulation in network on chip architecture |
| KR101652490B1 (en) | 2013-08-05 | 2016-08-30 | 넷스피드 시스템즈 | Automatic noc topology generation |
| JP6060316B2 (en) | 2013-08-05 | 2017-01-11 | ネットスピード システムズ | Method and system for configuring NoC and computer-readable storage medium |
| US9590813B1 (en) | 2013-08-07 | 2017-03-07 | Netspeed Systems | Supporting multicast in NoC interconnect |
| US9473388B2 (en) | 2013-08-07 | 2016-10-18 | Netspeed Systems | Supporting multicast in NOC interconnect |
| US20150043575A1 (en) | 2013-08-07 | 2015-02-12 | Netspeed Systems | Supporting multicast in noc interconnect |
| US9223711B2 (en) | 2013-08-13 | 2015-12-29 | Netspeed Systems | Combining associativity and cuckoo hashing |
| US20150331831A1 (en) | 2013-09-12 | 2015-11-19 | Empire Technology Development Llc. | Circuit switch pre-reservation in an on-chip network |
| US20150081941A1 (en) | 2013-09-18 | 2015-03-19 | International Business Machines Corporation | Shared receive queue allocation for network on a chip communication |
| US20150103822A1 (en) | 2013-10-15 | 2015-04-16 | Netspeed Systems | Noc interface protocol adaptive to varied host interface protocols |
| US20150109024A1 (en) | 2013-10-22 | 2015-04-23 | Vaughn Timothy Betz | Field Programmable Gate-Array with Embedded Network-on-Chip Hardware and Design Flow |
| US9294354B2 (en) | 2013-10-24 | 2016-03-22 | Netspeed Systems | Using multiple traffic profiles to design a network on chip |
| US20150159330A1 (en) | 2013-12-09 | 2015-06-11 | The Procter & Gamble Company | Fibrous Structures Including an Active Agent and Having a Graphic Printed Thereon |
| US20150178435A1 (en) | 2013-12-19 | 2015-06-25 | Netspeed Systems | Automatic pipelining of noc channels to meet timing and/or performance |
| KR101707655B1 (en) | 2013-12-19 | 2017-02-16 | 넷스피드 시스템즈 | Automatic pipelining of NoC channels to meet timing and/or performance |
| US9569579B1 (en) | 2013-12-19 | 2017-02-14 | Netspeed Systems | Automatic pipelining of NoC channels to meet timing and/or performance |
| US9699079B2 (en) | 2013-12-30 | 2017-07-04 | Netspeed Systems | Streaming bridge design with host interfaces and network on chip (NoC) layers |
| US9473415B2 (en) | 2014-02-20 | 2016-10-18 | Netspeed Systems | QoS in a system with end-to-end flow control and QoS aware buffer allocation |
| US20170063697A1 (en) | 2014-02-20 | 2017-03-02 | Netspeed Systems | Qos in a system with end-to-end flow control and qos aware buffer allocation |
| US9571420B2 (en) | 2014-04-04 | 2017-02-14 | Netspeed Systems | Integrated NoC for performing data communication and NoC functions |
| US9319232B2 (en) | 2014-04-04 | 2016-04-19 | Netspeed Systems | Integrated NoC for performing data communication and NoC functions |
| US9244845B2 (en) | 2014-05-12 | 2016-01-26 | Netspeed Systems | System and method for improving snoop performance |
| US20150348600A1 (en) | 2014-05-30 | 2015-12-03 | Apple Inc. | Configurable voltage reduction for register file |
| US9473359B2 (en) | 2014-06-06 | 2016-10-18 | Netspeed Systems | Transactional traffic specification for network-on-chip design |
| US9535848B2 (en) | 2014-06-18 | 2017-01-03 | Netspeed Systems | Using cuckoo movement for improved cache coherency |
| US20170063625A1 (en) | 2014-09-22 | 2017-03-02 | Netspeed Systems | Configurable router for a network on chip (noc) |
| US9477280B1 (en) | 2014-09-24 | 2016-10-25 | Netspeed Systems | Specification for automatic power management of network-on-chip and system-on-chip |
| US9571341B1 (en) | 2014-10-01 | 2017-02-14 | Netspeed Systems | Clock gating for system-on-chip elements |
| US9529400B1 (en) | 2014-10-29 | 2016-12-27 | Netspeed Systems | Automatic power domain and voltage domain assignment to system-on-chip agents and network-on-chip elements |
| US20160180001A1 (en) * | 2014-12-20 | 2016-06-23 | Intel Corporation | System on chip configuration metadata |
| US9660942B2 (en) | 2015-02-03 | 2017-05-23 | Netspeed Systems | Automatic buffer sizing for optimal network-on-chip design |
| US9444702B1 (en) | 2015-02-06 | 2016-09-13 | Netspeed Systems | System and method for visualization of NoC performance based on simulation output |
| US9568970B1 (en) | 2015-02-12 | 2017-02-14 | Netspeed Systems, Inc. | Hardware and software enabled implementation of power profile management instructions in system on chip |
Non-Patent Citations (40)
| Title |
|---|
| Ababei, C., et al., Achieving Network on Chip Fault Tolerance by Adaptive Remapping, Parallel & Distributed Processing, 2009, IEEE International Symposium, 4 pgs. |
| Abts, D., et al., Age-Based Packet Arbitration in Large-Radix k-ary n-cubes, Supercomputing 2007 (SC07), Nov. 10-16, 2007, 11 pgs. |
| Benini, Luca, et al., "Networks on Chips: A New SoC Paradigm", IEEE Computers, SOC Designs, pp. 70-78, Copyright 2002 IEEE. 0018-9162/02. |
| Beretta, I, et al., A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Aug. 2011, 30(8), pp. 1211-1224. |
| Bolotin, Evgency, et al., "QNoC: QoS Architecture and Design Process for Network on Chip" 2004, 24 pages, Journal of Systems Architecture 50 (2004) 105-128 Elsevier. |
| Das, R., et al., Aergia: Exploiting Packet Latency Slack in On-Chip Networks, 37th International Symposium on Computer Architecture (ISCA '10), Jun. 19-23, 2010, 11 pgs. |
| Decision to Grant for Japanese Patent Application No. 2016-516030 dated Nov. 22, 2016, 3 pages, untranslated, Japan Patent Office. |
| Ebrahimi, E., et al., Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems, ASPLOS '10, Mar. 13-17, 2010, 12 pgs. |
| Gindin, R., et al., NoC-Based FPGA: Architecture and Routing, Proceedings of the First International Symposium on Networks-on-Chip (NOCS'07), May 2007, pp. 253-262. |
| Grot, B., Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees, ISCA 11, Jun. 4-8, 2011, 12 pgs. |
| Grot, B., Preemptive Virtual Clock: A Flexible, Efficient, and Cost-Effective QOS Scheme for Networks-on-Chip, Micro '09, Dec. Dec. 16, 2009, 12 pgs. |
| Grot, B., Topology-Aware Quality-of-Service Support in Highly Integrated Chip Multiprocessors, 6th Annual Workshop on the Interaction between Operating Systems and Computer Architecture, Jun. 2006, 11 pgs. |
| Hestness, J., et al., Netrace: Dependency-Tracking for Efficient Network-on-Chip Experimentation, The University of Texas at Austin, Dept. of Computer Science, May 2011, 20 pgs. |
| Holsmark, Shashi Kumar Rickard, et al., "HiRA: A Methodology for Deadlock Free Routing in Hierarchical Networks on Chip", 10 pages, (978-1-4244-4143-3/09 2009 IEEE). |
| International Preliminary Report on Patentability for International Application No. PCT/US2013/064140, dated Apr. 23, 2015, 6 pages. |
| International Search Report and Written Opinion for PCT/US2013/064140, dated Jan. 22, 2014, 9 pgs. |
| International Search Report and Written Opinion for PCT/US2014/012003, dated Mar. 26, 2014, 9 pgs. |
| International Search Report and Written Opinion for PCT/US2014/012012, dated May 14, 2014, 9 pgs. |
| International Search Report and Written Opinion for PCT/US2014/023625, dated Jul. 10, 2014, 9 pgs. |
| International Search Report and Written Opinion for PCT/US2014/037902, dated Sep. 30, 2014, 14 pgs. |
| International Search Report and Written Opinion for PCT/US2014/048190, dated Nov. 28, 2014, 11 pgs. |
| International Search Report and Written Opinion for PCT/US2014/060745, dated Jan. 21, 2015, 10 pgs. |
| International Search Report and Written Opinion for PCT/US2014/060879, dated Jan. 21, 2015, 10 pgs. |
| International Search Report and Written Opinion for PCT/US2014/060886, dated Jan. 26, 2015, 10 pgs. |
| International Search Report and Written Opinion for PCT/US2014/060892, dated Jan. 27, 2015, 10 pgs. |
| Jiang, N., et al., Performance Implications of Age-Based Allocations in On-Chip Networks, CVA Memo 129, May 24, 2011, 21 pgs. |
| Lee, J. W., et al., Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks, 35th IEEE/ACM International Symposium on Computer Architecture (ISCA), Jun. 2008, 12 pgs. |
| Lee, M. M., et al., Approximating Age-Based Arbitration in On-Chip Networks, PACT '10, Sep. 11-15, 2010, 2 pgs. |
| Li, B. et al., CoQoS: Coordinating QoS-Aware Shared Resources in NoC-based SoCs, J. Parallel Distrib. Comput., 71(5), May 2011, 14 pgs. |
| Lin, S., et al., Scalable Connection-Based Flow Control Scheme for Application-Specific Network-on-Chip, The Journal of China Universities of Posts and Telecommunications, Dec. 2011, 18(6), pp. 98-105. |
| Munirul, H.M., et al., Evaluation of Multiple-Valued Packet Multiplexing Scheme for Network-on-Chip Architecture, Proceedings of the 36th International Symposium on Multiple-Valued Logic (ISMVL '06), 2006, 6 pgs. |
| Notice of Allowance for for Korean Patent Application No. 10-2016-7019093 dated Dec. 5, 2016, 5 pages. KIPO, Korea. |
| Notice of Grant for Japanese Patent Application No. 2015-535898 dated Jan. 17, 2017, 3 pages, untranslated. Japan Patent Office. |
| Office Action for Japanese Patent Application No. 2015-535898 dated Oct. 25, 2016, 2 pages English, 2 pages untranslated copy. Japan Patent Office. |
| Office Action for Japanese Patent Application No. 2016-516030 dated Aug. 30, 2016, 2 pages, Japan Patent Office. |
| Office Action for Korean Patent Application No. 10-2016-7019093 dated Sep. 8, 2016, 3 pages plus 1 page English translation. KIPO, Korea. |
| Rajesh BV, Shivaputra, "NOC: Design and Implementation of Hardware Network Interface With Improved Communication Reliability", 7 pages, International Journal of VLSI and Embedded Systems, Ijives (vol. 04, Article 06116; Jun. 2013). |
| Sethuraman, Ranga Vemuri Balasubramanian, "optiMap: A Tool for Automated Generation of NoC Architecture Using Multi-Port Routers for FPGAs", IEEE, pp. 1-6, 2006. |
| Yang, J., et al., Homogeneous NoC-based FPGA: The Foundation for Virtual FPGA, 10th IEEE International Conference on Computer and Information Technology (CIT 2010), Jun. 2010, pp. 62-67. |
| Zaman, Aanam, "Formal Verification of Circuit-Switched Network on Chip (NoC) Architectures using SPIN", Oosman Hasan, IEEE © 2014, 8 pages. |
Also Published As
| Publication number | Publication date |
|---|---|
| US20150188847A1 (en) | 2015-07-02 |
| US9699079B2 (en) | 2017-07-04 |
| US20170264533A1 (en) | 2017-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10084692B2 (en) | Streaming bridge design with host interfaces and network on chip (NoC) layers | |
| US20150103822A1 (en) | Noc interface protocol adaptive to varied host interface protocols | |
| US10355996B2 (en) | Heterogeneous channel capacities in an interconnect | |
| US9569579B1 (en) | Automatic pipelining of NoC channels to meet timing and/or performance | |
| US9825809B2 (en) | Dynamically configuring store-and-forward channels and cut-through channels in a network-on-chip | |
| US9742630B2 (en) | Configurable router for a network on chip (NoC) | |
| US9294354B2 (en) | Using multiple traffic profiles to design a network on chip | |
| US9160627B2 (en) | Multiple heterogeneous NoC layers | |
| US9253085B2 (en) | Hierarchical asymmetric mesh with virtual routers | |
| US10218581B2 (en) | Generation of network-on-chip layout based on user specified topological constraints | |
| US10523599B2 (en) | Buffer sizing of a NoC through machine learning | |
| US20070053350A1 (en) | Buffering data packets according to multiple flow control schemes | |
| US20180183672A1 (en) | System and method for grouping of network on chip (noc) elements | |
| US10298485B2 (en) | Systems and methods for NoC construction | |
| US20140177648A1 (en) | Tagging and synchronization for fairness in noc interconnects | |
| US11868209B2 (en) | Method and system for sequencing data checks in a packet | |
| US9864728B2 (en) | Automatic generation of physically aware aggregation/distribution networks | |
| US9774498B2 (en) | Hierarchical asymmetric mesh with virtual routers | |
| US20180198682A1 (en) | Strategies for NoC Construction Using Machine Learning |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| AS | Assignment |
Owner name: NETSPEED SYSTEMS, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHOPRA, RAJESH;KUMAR, SAILESH;REEL/FRAME:046431/0817 Effective date: 20131226 |
|
| STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
| FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
| MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
| AS | Assignment |
Owner name: INTEL CORPORATION, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NETSPEED SYSTEMS, INC.;REEL/FRAME:060753/0662 Effective date: 20220708 |