US10037964B1 - Die-packaging component with retaining structure for package body thereof - Google Patents

Die-packaging component with retaining structure for package body thereof Download PDF

Info

Publication number
US10037964B1
US10037964B1 US15/644,232 US201715644232A US10037964B1 US 10037964 B1 US10037964 B1 US 10037964B1 US 201715644232 A US201715644232 A US 201715644232A US 10037964 B1 US10037964 B1 US 10037964B1
Authority
US
United States
Prior art keywords
die
jumper
package
groove
packaging component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/644,232
Inventor
Reyn Qin
Lucy Fan
Meifang Song
Xiaoli Wang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Original Assignee
Taiwan Semiconductor Manufacturing Co TSMC Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiwan Semiconductor Manufacturing Co TSMC Ltd filed Critical Taiwan Semiconductor Manufacturing Co TSMC Ltd
Assigned to TAIWAN SEMICONDUCTOR CO., LTD. reassignment TAIWAN SEMICONDUCTOR CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: FAN, LUCY, QIN, REYN, SONG, MEIFANG, WANG, XIAOLI
Application granted granted Critical
Publication of US10037964B1 publication Critical patent/US10037964B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49517—Additional leads
    • H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49548—Cross section geometry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49562—Geometry of the lead-frame for devices being provided for in H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49568—Lead-frames or other flat leads specifically adapted to facilitate heat dissipation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R4/00—Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation
    • H01R4/02—Soldered or welded connections
    • H01R4/029—Welded connections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
    • H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
    • H01L2224/37001—Core members of the connector
    • H01L2224/3701—Shape
    • H01L2224/37012—Cross-sectional shape
    • H01L2224/37013—Cross-sectional shape being non uniform along the connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4001—Structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005—Shape
    • H01L2224/4007—Shape of bonding interfaces, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/4005—Shape
    • H01L2224/4009—Loop shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401—Disposition
    • H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73263—Layer and strap connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8438—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/84385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/8438—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/84399—Material
    • H01L2224/844—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848—Bonding techniques
    • H01L2224/84801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/183—Connection portion, e.g. seal
    • H01L2924/18301—Connection portion, e.g. seal being an anchoring portion, i.e. mechanical interlocking between the encapsulation resin and another package part
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
    • H01R4/00—Electrically-conductive connections between two or more conductive members in direct contact, i.e. touching one another; Means for effecting or maintaining such contact; Electrically-conductive connections having two or more spaced connecting locations for conductors and using contact members penetrating insulation
    • H01R4/02—Soldered or welded connections
    • H01R4/028—Soldered or welded connections comprising means for preventing flowing or wicking of solder or flux in parts not desired

Definitions

  • the invention relates to a die-packaging component, and more particularly to the die-packaging component with a retaining structure for a package body thereof that applies the package-body retaining structure to retain firmly the package body on a substrate.
  • This circuit-protected component PA 1 includes a substrate PA 11 , a die PA 12 , a lead PA 13 and a package body PA 14 .
  • the substrate PA 11 includes a base surface PA 111 having a die-mounting portion PA 1111 and a package-body locating notch groove PA 1112 .
  • the package-body locating notch groove PA 1112 located at a rim of the base surface PA 111 includes an oblique sidewall PA 11121 .
  • the die PA 12 welded on the die-mounting portion PA 1111 via a solder PAW 1 is a transient-voltage-suppression (TVS) diode chip.
  • the lead PA 13 includes a die-connecting portion PA 131 having a bump structure PA 1311 , and a lead portion PA 132 .
  • the bump structure PA 1311 is welded onto the die PA 12 via a solder PAW 2 .
  • the package body PA 14 covering the substrate PA 11 , at least one lead PA 13 and the die PA 12 is structurally retained particularly by the oblique sidewall PA 11121 of the package-body locating notch groove PA 1112 .
  • the lead portion PA 132 is exposed out of the package body PA 14 .
  • the die PA 12 is vulnerable to be damaged by the thermal stressing in the parallel direction PAP and/or the perpendicular direction PAV.
  • the cooled-down circuit-protected component PA 1 would be quite possible to be damaged by the circuit shorting between the substrate PAH and the lead PA 13 .
  • the die-packaging component includes a substrate, a die, a jumper structure, a lead structure and a package body.
  • the substrate has a base surface further including a die-connecting portion and a package-body retaining structure surrounding the die-connecting portion.
  • the die connects the die-connecting portion.
  • the jumper structure welded to the die generates a thermal deformation while in conducting a high-voltage current.
  • the lead structure includes a lead groove defining a thermal-deformation tolerance allowable route. While in meeting the thermal deformation, the jumper structure welded to the lead groove as well is movable along the thermal-deformation tolerance allowable route.
  • the package body at least partly covers the lead structure and the substrate, completely covers the die and the jumper structure, and is constrained by the package-body retaining structure.
  • the at least one jumper-interfering groove is arranged in a crisscross pattern on the jumper body.
  • the jumper-interfering groove is a V-shape groove.
  • the jumper structure includes a jumper body and a jumper arm.
  • the jumper body connects the die.
  • the jumper arm extended from the jumper body includes a jumper-bent portion. While the jumper structure is stressed, the jumper-bent portion allows the jumper arm to displace along the thermal-deformation tolerance allowable route in an extendable manner.
  • the die-packaging component further includes at least one package-body constraining groove constructed by closing to a rim of the base surface and having an oblique constraint wall for limiting the package body.
  • the die-packaging component with a retaining structure for a package body thereof in accordance with the present invention, since the package body is firmly retained by the retaining structure and the jumper arm can move along the thermal-deformation tolerance allowable route of the lead groove while the jumper structure is thermally stressed, thus the package body won't be damaged by the stressing in the parallel and perpendicular directions.
  • the solder between the die and the substrate is heated, then the liquefied solder would flow into the solder-collecting groove, such that solder contacting between the die and the jumper structure can be inhibited, and thus possible short circuiting between the die and the jumper structure can be avoided.
  • FIG. 3 is a schematically cross-sectional view along line A-A of FIG. 2 ;
  • FIG. 5 is a schematically cross-sectional view along line B-B of FIG. 4 .
  • the invention disclosed herein is directed to a die-packaging component with a retaining structure for a package body thereof.
  • numerous details are set forth in order to provide a thorough understanding of the present invention. It will be appreciated by one skilled in the art that variations of these specific details are possible while still achieving the results of the present invention. In other instance, well-known components are not described in detail in order not to unnecessarily obscure the present invention.
  • FIG. 2 is a schematically perspective view of a preferred die-packaging component with a retaining structure but without a package body in accordance with the present invention
  • FIG. 3 is a schematically cross-sectional view along line A-A of FIG. 2
  • FIG. 4 is a schematically perspective view of the preferred die-packaging component of FIG. 2 with the package body
  • FIG. 5 is a schematically cross-sectional view along line B-B of FIG. 4 .
  • the die-packaging component with a retaining structure for a package body thereof 1 includes a substrate 11 , a die 12 , a jumper structure 13 , a lead structure 14 and a package body 15 .
  • the solder-collecting groove 1112 is constructed to surround the die-connecting portion 1111 on the base surface 111 by extending continuously in a first parallel direction M 1 and a second parallel direction M 2 on the base surface 111 , where the first parallel direction M 1 is perpendicular to the second parallel direction M 2 .
  • the package-body retaining structure 1113 for covering the die-connecting portion 1111 is located on the base surface 111 by providing a lower rim thereof to extend in the first parallel direction M 1 and the second parallel direction M 2 , such that the die-connecting portion 1111 can be completely and compactly surrounded thereinside.
  • the package-body constraining groove 1114 is, but not limited to, a dovetail slot, and is constructed by closing to the rim of the base surface 111 .
  • the package-body constraining groove 1114 further has an oblique constraint wall 11141 .
  • the die 12 is welded onto the die-connecting portion 1111 via a solder W 1 .
  • the die 12 can be a transient-voltage-suppression (TVS) diode chip.
  • the die 12 can be, but not limited to, a general diode chip, an LED (Light-emitting diode) chip, a photodiode chip, a Schottky diode chip, a tunnel diode chip, a varactor diode chip or a Zener diode chip.
  • the jumper structure 13 includes a jumper body 131 and a jumper arm 132 .
  • the jumper body 131 has a side facing the die 12 to provide a protrusive structure 1311 protruding toward the die 12 and to be welded onto the die 12 via a solder W 2 .
  • the protrusive structure 1311 is, but not limited to, a convex platform.
  • the jumper body 131 has another side opposing to the die 12 to provide at least one jumper-interfering groove 1312 arranged in a crisscross pattern thereon.
  • the at least one jumper-interfering groove 1312 is shaped into a grid pattern formed on the jumper body 131 .
  • the jumper-interfering groove 1312 is, but not limited to, a V-shape groove.
  • the package body 15 at least partly packages the lead extension 142 and the substrate 11 , but includes thereinside the die 12 , the jumper structure 13 and the lead groove 141 .
  • the package body 15 is retained in positions, or structurally interfered, by the package-body retaining structure 1113 , and is restrained by the oblique constraint wall 11141 of the package-body constraining groove 1114 .
  • the package body 15 can be made of, but not limited to, a polyimide siloxane for providing a well insulation property to prevent moisture from contaminating the die 12 .
  • the die-packaging component with a retaining structure for a package body thereof 1 is conducted by introducing a high-voltage current so as thereby to escalate temperatures of the substrate 11 , the jumper structure 13 and the lead structure 14 , and thus to generate thermal deformations, then the solder W 1 at the die-connecting portion 1111 would be melted and thus liquefied. The liquefied solder W 1 would be led to the nearby solder-collecting groove 1112 of the die-connecting portion 1111 so as to prevent the solders W 1 , W 2 from direct contacting, such that possible short circuiting between the substrate 11 and the jumper structure 13 can be avoided.
  • thermal expansion would occur at the substrate 11 , the jumper structure 13 , the lead structure 14 and the package body 15 , and induce thermal stressing upon the substrate 11 , the jumper structure 13 , the lead structure 14 and the package body 15 in the first parallel direction M 1 , the second parallel direction M 2 and a perpendicular direction V perpendicular to the base surface 111 .
  • the expanded package body 15 would be stressed to deform or displace in the first parallel direction M 1 , the second parallel direction M 2 and the perpendicular direction V.
  • the package body 15 is retained by the package-body retaining structure 1113 and limited structurally by the oblique constraint wall 11141 of the package-body constraining groove 1114 . Thereupon, relative movement between the package body 15 and the substrate 11 is avoided.
  • the jumper-interfering groove 1312 can also prevent the package body 15 from possible displacements with respect to the jumper structure 13 .
  • the jumper-bent portion 1321 when the jumper structure 13 is heated to induce thermal stressing, the jumper-bent portion 1321 would stretch in a negative direction of the first parallel direction M 1 , and allow the jumper arm 132 to displace along the thermal-deformation tolerance allowable route S, such that the stressing upon the die 12 by the jumper structure 13 would be relieved and thus possible thermal damages on the die 12 would be avoided.
  • the solder-collecting groove can collect the melted solder liquefied from the heated solder between the die and the substrate.
  • the package-body retaining structure and the package-body constraining groove can be used to avoid relative movement between the package body and the substrate while the package body is stressed.
  • the jumper-bent portion would allow the jumper arm to displace along the thermal-deformation tolerance allowable route of the lead groove in an extendable manner, while the jumper structure is stressed.
  • the package body of the present invention is firmly retained by the retaining structure and the package-body constraining groove, thus the die would be free from damages under stressing. Since the liquefied solder between the die and the substrate would flow to the solder-collecting groove, thus the solder between the die and the substrate won't connect the other solder between the die and the jumper structure, so that possible short circuiting between the substrate and the jumper structure would be inhibited.
  • the jumper arm can move along the thermal-deformation tolerance allowable route of the lead groove while the jumper structure is stressed, then the stressing on the jumper structure can be released, such that potential damages upon the die caused by the thermal stressing can be avoided.

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

A die-packaging component includes a substrate, a die, a jumper structure, a lead structure and a package body. The substrate has a base surface further including a die-connecting portion and a package-body retaining structure surrounding the die-connecting portion. The die connects the die-connecting portion. The jumper structure welded to the die generates a thermal deformation while in conducting a high-voltage current. The lead structure includes a lead groove defining a thermal-deformation tolerance allowable route. While in meeting the thermal deformation, the jumper structure welded to the lead groove as well is movable along the thermal-deformation tolerance allowable route. The package body at least partly covers the lead structure and the substrate, completely covers the die and the jumper structure, and is constrained by the package-body retaining structure.

Description

BACKGROUND OF THE INVENTION 1. Field of the Invention
The invention relates to a die-packaging component, and more particularly to the die-packaging component with a retaining structure for a package body thereof that applies the package-body retaining structure to retain firmly the package body on a substrate.
2. Description of the Prior Art
Since the industrial revolution, developments in technology have been booming. In particular, communication vehicles for people have been progressed in power from animals to gasoline, nature gas and electricity. In a modern vehicle, when an engine thereof is cranked, an electric system of the vehicle would meet a source change from a battery to a generator. While in a transient stage, circuits of the vehicle would experience an instant load drop, and thus an instant voltage of the related circuit would face an overshoot, which will generate an excessive current to jeopardize electronic components of the circuit. Thus, in order to prevent theses electronic components from potential damages, a circuit-protected component is usually introduced to avoid such damages upon the electronic components. Thereupon, the influence of the excessive current upon the electronic components caused by the instant voltage overshoot can be reduced.
Referring now to FIG. 1, a schematic view of a conventional circuit-protected component is shown. This circuit-protected component PA1 includes a substrate PA11, a die PA12, a lead PA13 and a package body PA14. The substrate PA11 includes a base surface PA111 having a die-mounting portion PA1111 and a package-body locating notch groove PA1112. The package-body locating notch groove PA1112 located at a rim of the base surface PA111 includes an oblique sidewall PA11121.
The die PA12 welded on the die-mounting portion PA1111 via a solder PAW1 is a transient-voltage-suppression (TVS) diode chip. The lead PA13 includes a die-connecting portion PA131 having a bump structure PA1311, and a lead portion PA132. The bump structure PA1311 is welded onto the die PA12 via a solder PAW2. The package body PA14 covering the substrate PA11, at least one lead PA13 and the die PA12 is structurally retained particularly by the oblique sidewall PA11121 of the package-body locating notch groove PA1112. As noted in the figure, the lead portion PA132 is exposed out of the package body PA14.
In this circuit-protected component PA1, as a voltage upon the circuit is escalated abruptly to a high voltage from a low voltage, a current would be instantly led to the die PA12, due that resistance of the die PA12 would drop suddenly while in meeting a high-voltage current. As a consequence, a temperature of the lead PA13, usually having low thermal capacity, would be risen severely. Hence, the lead PA13 and the package body PA14 would be expanded thermally, and thereby would induce thermal stressing to the die PA12, in a parallel direction PAP and/or a perpendicular direction PAV. It is noted that the oblique sidewall PA11121 can help to reduce the thermally stressing upon the package body PA14 only in the parallel direction PAP.
Practically, the die PA12 is vulnerable to be damaged by the thermal stressing in the parallel direction PAP and/or the perpendicular direction PAV. In addition, for temperatures of the solders PAW1, PAW2 are usually risen abruptly to a degree able to melt and thus liquefy the solders PAW1, PAW2, the cooled-down circuit-protected component PA1 would be quite possible to be damaged by the circuit shorting between the substrate PAH and the lead PA13.
SUMMARY OF THE INVENTION
In view of the prior art, while a high-voltage current flows through the circuit-protected component, the die is apt to be damaged by thermal stressing. In addition, since the temperature of the solder is usually risen abruptly to a degree able to melt and thus liquefy the solder, the cooled-down circuit-protected component PA1 would be quite possible to be damaged by the circuit shorting between the substrate and the lead.
Accordingly, it is an object of the present invention to provide a die-packaging component with a retaining structure for a package body thereof is applied to couple a functional circuit. The die-packaging component includes a substrate, a die, a jumper structure, a lead structure and a package body. The substrate has a base surface further including a die-connecting portion and a package-body retaining structure surrounding the die-connecting portion.
The die connects the die-connecting portion. The jumper structure welded to the die generates a thermal deformation while in conducting a high-voltage current. The lead structure includes a lead groove defining a thermal-deformation tolerance allowable route. While in meeting the thermal deformation, the jumper structure welded to the lead groove as well is movable along the thermal-deformation tolerance allowable route. The package body at least partly covers the lead structure and the substrate, completely covers the die and the jumper structure, and is constrained by the package-body retaining structure.
In one embodiment of the present invention, the base surface is furnished with a solder-collecting groove by closing to the die-connecting portion.
In one embodiment of the present invention, the jumper structure includes a jumper body having a side facing the die to provide a protrusive structure protruding toward the die and to be welded onto the die. In addition, the jumper body further has another side opposing to the die to provide at least one jumper-interfering groove for constraining the package body.
In one embodiment of the present invention, the at least one jumper-interfering groove is arranged in a crisscross pattern on the jumper body. Preferably, the jumper-interfering groove is a V-shape groove.
In one embodiment of the present invention, the jumper structure includes a jumper body and a jumper arm. The jumper body connects the die. The jumper arm extended from the jumper body includes a jumper-bent portion. While the jumper structure is stressed, the jumper-bent portion allows the jumper arm to displace along the thermal-deformation tolerance allowable route in an extendable manner.
In one embodiment of the present invention, the die-packaging component further includes at least one package-body constraining groove constructed by closing to a rim of the base surface and having an oblique constraint wall for limiting the package body.
In one embodiment of the present invention, the package-body retaining structure is a dovetail slot.
As stated above, by providing the die-packaging component with a retaining structure for a package body thereof in accordance with the present invention, since the substrate is furnished with the package-body retaining structure, thus, while the package body is under thermal stressing, the package body would be firmly retained by the package-body retaining structure. In addition, as the jumper structure is stressed, the jumper arm is movable along the thermal-deformation tolerance allowable route of the lead groove. In addition, while the solder between the die and the substrate is heated, the solder would flow into the solder-collecting groove.
In comparison with the prior art, by providing the die-packaging component with a retaining structure for a package body thereof in accordance with the present invention, since the package body is firmly retained by the retaining structure and the jumper arm can move along the thermal-deformation tolerance allowable route of the lead groove while the jumper structure is thermally stressed, thus the package body won't be damaged by the stressing in the parallel and perpendicular directions. In addition, while the solder between the die and the substrate is heated, then the liquefied solder would flow into the solder-collecting groove, such that solder contacting between the die and the jumper structure can be inhibited, and thus possible short circuiting between the die and the jumper structure can be avoided.
All these objects are achieved by the die-packaging component with a retaining structure for a package body thereof described below.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention will now be specified with reference to its preferred embodiment illustrated in the drawings, in which:
FIG. 1 is a schematic view of a conventional circuit-protected component;
FIG. 2 is a schematically perspective view of a preferred die-packaging component with a retaining structure but without a package body in accordance with the present invention;
FIG. 3 is a schematically cross-sectional view along line A-A of FIG. 2;
FIG. 4 is a schematically perspective view of the preferred die-packaging component of FIG. 2 with the package body in accordance with the present invention; and
FIG. 5 is a schematically cross-sectional view along line B-B of FIG. 4.
 DESCRIPTION OF THE PREFERRED EMBODIMENT
The invention disclosed herein is directed to a die-packaging component with a retaining structure for a package body thereof. In the following description, numerous details are set forth in order to provide a thorough understanding of the present invention. It will be appreciated by one skilled in the art that variations of these specific details are possible while still achieving the results of the present invention. In other instance, well-known components are not described in detail in order not to unnecessarily obscure the present invention.
Refer now to FIG. 2 through FIG. 5; where FIG. 2 is a schematically perspective view of a preferred die-packaging component with a retaining structure but without a package body in accordance with the present invention, FIG. 3 is a schematically cross-sectional view along line A-A of FIG. 2, FIG. 4 is a schematically perspective view of the preferred die-packaging component of FIG. 2 with the package body, and FIG. 5 is a schematically cross-sectional view along line B-B of FIG. 4. As shown, in this embodiment, the die-packaging component with a retaining structure for a package body thereof 1 includes a substrate 11, a die 12, a jumper structure 13, a lead structure 14 and a package body 15.
The substrate 11 has a base surface 111 further including a die-connecting portion 1111, a solder-collecting groove 1112, a package-body retaining structure 1113 and two package-body constraining grooves 1114 (one labeled in the figure only), in which the die-connecting portion 1111 is located in a central area of the base surface 111. In this embodiment, the die-connecting portion 1111 is a flat platform. In some other embodiments, the die-connecting portion 1111 can be, but not limited to, a convex platform. The solder-collecting groove 1112 located on the base surface 111 is to surround the die-connecting portion 1111 closely. The solder-collecting groove 1112 is constructed to surround the die-connecting portion 1111 on the base surface 111 by extending continuously in a first parallel direction M1 and a second parallel direction M2 on the base surface 111, where the first parallel direction M1 is perpendicular to the second parallel direction M2.
The package-body retaining structure 1113 for covering the die-connecting portion 1111 is located on the base surface 111 by providing a lower rim thereof to extend in the first parallel direction M1 and the second parallel direction M2, such that the die-connecting portion 1111 can be completely and compactly surrounded thereinside. In this embodiment, the package-body constraining groove 1114 is, but not limited to, a dovetail slot, and is constructed by closing to the rim of the base surface 111. The package-body constraining groove 1114 further has an oblique constraint wall 11141.
The die 12 is welded onto the die-connecting portion 1111 via a solder W1. In this embodiment, the die 12 can be a transient-voltage-suppression (TVS) diode chip. However, in some other embodiments, the die 12 can be, but not limited to, a general diode chip, an LED (Light-emitting diode) chip, a photodiode chip, a Schottky diode chip, a tunnel diode chip, a varactor diode chip or a Zener diode chip.
The jumper structure 13 includes a jumper body 131 and a jumper arm 132. The jumper body 131 has a side facing the die 12 to provide a protrusive structure 1311 protruding toward the die 12 and to be welded onto the die 12 via a solder W2. In this embodiment, the protrusive structure 1311 is, but not limited to, a convex platform.
In addition, the jumper body 131 has another side opposing to the die 12 to provide at least one jumper-interfering groove 1312 arranged in a crisscross pattern thereon. In particular, the at least one jumper-interfering groove 1312 is shaped into a grid pattern formed on the jumper body 131. In this embodiment, the jumper-interfering groove 1312 is, but not limited to, a V-shape groove.
The lead structure 14 includes a lead groove 141 and a lead extension 142. The lead groove 141 is furnished in a way to define a thermal-deformation tolerance allowable route S connecting the jumper arm 132 and being welded to the lead groove 141 via a solder W3. In this embodiment, the lead groove 141 can be (but not limited to) an arc-shape groove, and the thermal-deformation tolerance allowable route S can be (but not limited to) linear or arc-shaped. It shall be mentioned that the lead extension 142 has an end distant to the lead groove 141 and bent toward the substrate 11.
The package body 15 at least partly packages the lead extension 142 and the substrate 11, but includes thereinside the die 12, the jumper structure 13 and the lead groove 141. The package body 15 is retained in positions, or structurally interfered, by the package-body retaining structure 1113, and is restrained by the oblique constraint wall 11141 of the package-body constraining groove 1114. In this embodiment, the package body 15 can be made of, but not limited to, a polyimide siloxane for providing a well insulation property to prevent moisture from contaminating the die 12.
As the die-packaging component with a retaining structure for a package body thereof 1 is conducted by introducing a high-voltage current so as thereby to escalate temperatures of the substrate 11, the jumper structure 13 and the lead structure 14, and thus to generate thermal deformations, then the solder W1 at the die-connecting portion 1111 would be melted and thus liquefied. The liquefied solder W1 would be led to the nearby solder-collecting groove 1112 of the die-connecting portion 1111 so as to prevent the solders W1, W2 from direct contacting, such that possible short circuiting between the substrate 11 and the jumper structure 13 can be avoided.
In addition, as the temperatures of the substrate 11, the jumper structure 13 and the lead structure 14 is risen, thermal expansion would occur at the substrate 11, the jumper structure 13, the lead structure 14 and the package body 15, and induce thermal stressing upon the substrate 11, the jumper structure 13, the lead structure 14 and the package body 15 in the first parallel direction M1, the second parallel direction M2 and a perpendicular direction V perpendicular to the base surface 111.
The expanded package body 15 would be stressed to deform or displace in the first parallel direction M1, the second parallel direction M2 and the perpendicular direction V. However, since the package body 15 is retained by the package-body retaining structure 1113 and limited structurally by the oblique constraint wall 11141 of the package-body constraining groove 1114. Thereupon, relative movement between the package body 15 and the substrate 11 is avoided. In addition, the jumper-interfering groove 1312 can also prevent the package body 15 from possible displacements with respect to the jumper structure 13.
In addition, when the jumper structure 13 is heated to induce thermal stressing, the jumper-bent portion 1321 would stretch in a negative direction of the first parallel direction M1, and allow the jumper arm 132 to displace along the thermal-deformation tolerance allowable route S, such that the stressing upon the die 12 by the jumper structure 13 would be relieved and thus possible thermal damages on the die 12 would be avoided.
In summary, by providing the die-packaging component with a retaining structure for a package body thereof in accordance with the present invention, the solder-collecting groove can collect the melted solder liquefied from the heated solder between the die and the substrate. Further, the package-body retaining structure and the package-body constraining groove can be used to avoid relative movement between the package body and the substrate while the package body is stressed. In addition, the jumper-bent portion would allow the jumper arm to displace along the thermal-deformation tolerance allowable route of the lead groove in an extendable manner, while the jumper structure is stressed.
In comparison with the prior art, since the package body of the present invention is firmly retained by the retaining structure and the package-body constraining groove, thus the die would be free from damages under stressing. Since the liquefied solder between the die and the substrate would flow to the solder-collecting groove, thus the solder between the die and the substrate won't connect the other solder between the die and the jumper structure, so that possible short circuiting between the substrate and the jumper structure would be inhibited. For the jumper arm can move along the thermal-deformation tolerance allowable route of the lead groove while the jumper structure is stressed, then the stressing on the jumper structure can be released, such that potential damages upon the die caused by the thermal stressing can be avoided.
Thereupon, the aforesaid shortcoming in the conventional circuit-protected component that the die thereof would be damaged by the thermal stressing while in conducting the high-voltage current can be resolved. In addition, the conventional problem of the circuit-protected component that the melted solder leads to a possible short circuit between the substrate and the lead after the circuit-protected component is cooled down can be resolved as well.
While the present invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be without departing from the spirit and scope of the present invention.

Claims (9)

What is claimed is:
1. A die-packaging component with a retaining structure for a package body thereof, applied to couple a functional circuit, comprising:
a substrate, having a base surface, the base surface further including a die-connecting portion and a package-body retaining structure to surround the die-connecting portion;
a die, connecting the die-connecting portion;
a jumper structure, welded to the die, generating a thermal deformation while in conducting a high-voltage current, and including:
a jumper body, connecting the die; and
a jumper arm, extended from the jumper body, including a jumper-bent portion;
a lead structure, including a lead groove defining a thermal-deformation tolerance allowable route; wherein, while in meeting the thermal deformation, the jumper structure welded to the lead groove as well is movable along the thermal-deformation tolerance allowable route; and
a package body, at least partly covering the lead structure and the substrate, completely covering the die and the jumper structure, and constrained by the package-body retaining structure;
wherein while the jumper structure is stressed caused by the thermal deformation, the jumper-bent portion allows the jumper arm to displace along the thermal-deformation tolerance allowable route in an extendable manner.
2. The die-packaging component of claim 1, wherein the package-body retaining structure is a dovetail slot.
3. The die-packaging component of claim 1, wherein the base surface is furnished with a solder-collecting groove by closing to the die-connecting portion.
4. The die-packaging component of claim 3, wherein the solder-collecting groove constructed on the base surface is to surround the die-connecting portion.
5. The die-packaging component of claim 1, wherein the jumper structure includes a jumper body having a side facing the die to provide a protrusive structure protruding toward the die and to be welded onto the die.
6. The die-packaging component of claim 1, wherein the jumper structure includes a jumper body having a side opposing to the die to provide at least one jumper-interfering groove for constraining the package body.
7. The die-packaging component of claim 6, wherein the at least one jumper-interfering groove is arranged in a crisscross pattern on the jumper body.
8. The die-packaging component of claim 6, wherein the at least one jumper-interfering groove is at least one V-shape groove.
9. The die-packaging component of claim 1, further comprising at least one package-body constraining groove constructed by closing to a rim of the base surface and having an oblique constraint wall for limiting the package body.
US15/644,232 2017-05-09 2017-07-07 Die-packaging component with retaining structure for package body thereof Active US10037964B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW106206587U TWM549451U (en) 2017-05-09 2017-05-09 Chip packaging element having package clamping structure
TW106206587U 2017-05-09

Publications (1)

Publication Number Publication Date
US10037964B1 true US10037964B1 (en) 2018-07-31

Family

ID=60764325

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/644,232 Active US10037964B1 (en) 2017-05-09 2017-07-07 Die-packaging component with retaining structure for package body thereof

Country Status (2)

Country Link
US (1) US10037964B1 (en)
TW (1) TWM549451U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110544675A (en) * 2018-05-29 2019-12-06 株式会社加藤电器制作所 Semiconductor module

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108155109B (en) * 2017-12-29 2020-04-14 山东才聚电子科技有限公司 Pin welding method of chip
CN110544681A (en) * 2018-05-29 2019-12-06 株式会社加藤电器制作所 Semiconductor module

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6897550B1 (en) * 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US20070176266A1 (en) * 2005-12-15 2007-08-02 Renesas Technology Corp. Semiconductor device
US7443012B2 (en) * 2001-11-14 2008-10-28 Oki Electric Industry Co., Ltd. Semiconductor device
US7679173B2 (en) * 2006-03-28 2010-03-16 Renesas Technology Corp. Semiconductor device including a DC-DC converter
US20140327121A1 (en) * 2011-11-30 2014-11-06 Hitachi, Ltd. Semiconductor Device and Method for Manufacturing Same
US9006871B2 (en) * 2010-05-12 2015-04-14 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7443012B2 (en) * 2001-11-14 2008-10-28 Oki Electric Industry Co., Ltd. Semiconductor device
US6897550B1 (en) * 2003-06-11 2005-05-24 Amkor Technology, Inc. Fully-molded leadframe stand-off feature
US20070176266A1 (en) * 2005-12-15 2007-08-02 Renesas Technology Corp. Semiconductor device
US7679173B2 (en) * 2006-03-28 2010-03-16 Renesas Technology Corp. Semiconductor device including a DC-DC converter
US9006871B2 (en) * 2010-05-12 2015-04-14 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
US20140327121A1 (en) * 2011-11-30 2014-11-06 Hitachi, Ltd. Semiconductor Device and Method for Manufacturing Same

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110544675A (en) * 2018-05-29 2019-12-06 株式会社加藤电器制作所 Semiconductor module

Also Published As

Publication number Publication date
TWM549451U (en) 2017-09-21

Similar Documents

Publication Publication Date Title
US10037964B1 (en) Die-packaging component with retaining structure for package body thereof
KR101204630B1 (en) Power semiconductor module in pressure contact layout
US9979105B2 (en) Power semiconductor device
CN104285294B (en) Semiconductor device and the manufacture method of this semiconductor device
US8648462B2 (en) Semiconductor power module
US9693482B2 (en) Semiconductor device
CN102159054B (en) Electronic package structure
CN106016119A (en) Light source module
US20160125997A1 (en) Apparatus for dissipating heat of inductor
US20190043799A1 (en) Package structure and fabricating method thereof
US20170301602A1 (en) Heat dissipation structure of semiconductor device
JP6541593B2 (en) Power semiconductor device
US9806596B2 (en) Control board for power conversion device
JPWO2018220721A1 (en) Semiconductor power module
CN101842887A (en) Method for the production and contacting of electronic components by means of a substrate plate, particularly a DCB ceramic substrate plate
US9099451B2 (en) Power module package and method of manufacturing the same
US20150342073A1 (en) Electronic module and method of manufacturing the same
CN105247675A (en) Semiconductor device
CN100514588C (en) Fabricating method for semiconductor device
US11664160B2 (en) Power semiconductor device and a method for producing a power semiconductor device
US8455997B2 (en) High power semiconductor device
EP3468314B1 (en) Manufacturing method for an electronic apparatus
JP6790432B2 (en) Heat dissipation structure of semiconductor devices
US20170237335A1 (en) Power module
US20170221984A1 (en) Power module

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

FEPP Fee payment procedure

Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4