TWI468921B - Server and booting method thereof - Google Patents

Server and booting method thereof Download PDF

Info

Publication number
TWI468921B
TWI468921B TW101143142A TW101143142A TWI468921B TW I468921 B TWI468921 B TW I468921B TW 101143142 A TW101143142 A TW 101143142A TW 101143142 A TW101143142 A TW 101143142A TW I468921 B TWI468921 B TW I468921B
Authority
TW
Taiwan
Prior art keywords
power
switch
coupled
controller
motherboard
Prior art date
Application number
TW101143142A
Other languages
Chinese (zh)
Other versions
TW201421222A (en
Inventor
Yan-Long Sun
Original Assignee
Inventec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inventec Corp filed Critical Inventec Corp
Priority to TW101143142A priority Critical patent/TWI468921B/en
Publication of TW201421222A publication Critical patent/TW201421222A/en
Application granted granted Critical
Publication of TWI468921B publication Critical patent/TWI468921B/en

Links

Description

伺服器及其開機方法Server and its boot method

本發明是有關於一種伺服器及其開機方法。The invention relates to a server and a booting method thereof.

硬碟背板在使用時可能會遇到供電失敗,但是主機板卻是正常開機,對於這樣情況,使用者在開始使用時是無法發現硬碟背板是否正常工作的,而且這樣情況給使用者帶來很大的不便。又,習知技術對於工作電壓的供電情形並未回饋給主機板。如何解決此硬碟背板的供電是否正常的問題,這是一個有待克服的課題。The hard disk backplane may encounter power failure during use, but the motherboard is normally turned on. In this case, the user cannot find out whether the hard disk backplane works normally when starting to use, and the user is in this situation. It brings a lot of inconvenience. Moreover, the prior art does not feed back to the motherboard for the power supply of the operating voltage. How to solve the problem of whether the power supply of the hard disk backboard is normal is a problem to be overcome.

有鑑於此,本發明提出一種伺服器及其開機方法,藉以解決先前技術所述及的問題。In view of this, the present invention provides a server and a booting method thereof, thereby solving the problems described in the prior art.

本發明提出一種伺服器,包括硬碟背板、電源供應單元以及主機板。硬碟背板耦接多個硬碟且包括上電控制單元。電源供應單元耦接硬碟背板,提供硬碟背板的工作電壓。主機板耦接電源供應單元,以接收來自電源供應單元的工作電壓。主機板包括控制器,此控制器耦接上電控制單元。上電控制單元反應於硬碟背板的上電情形,於硬碟背板的工作電壓上電正常時輸出上電正常信號至控制器,並且當控制器接收到上電正常信號時,控制主機板開機,以供主機板與這些硬碟進行資料交換。The invention provides a server comprising a hard disk backplane, a power supply unit and a motherboard. The hard disk backplane is coupled to a plurality of hard disks and includes a power-on control unit. The power supply unit is coupled to the hard disk backplane to provide an operating voltage of the hard disk backplane. The motherboard is coupled to the power supply unit to receive an operating voltage from the power supply unit. The motherboard includes a controller coupled to the power-on control unit. The power-on control unit reacts to the power-on of the hard disk backplane, and outputs a power-on normal signal to the controller when the working voltage of the hard disk backplane is normal, and when the controller receives the power-on normal signal, the control host The board is powered on for the motherboard to exchange data with the hard disks.

在本發明的一實施例中,電源供應單元按照時間順序 提供多個工作電壓至硬碟背板,先同時提供第一工作電壓及第二工作電壓,接著依序提供第三工作電壓、第四工作電壓以及第五工作電壓。In an embodiment of the invention, the power supply unit is in chronological order A plurality of working voltages are provided to the hard disk backplane, and the first working voltage and the second working voltage are simultaneously provided, and then the third working voltage, the fourth working voltage, and the fifth working voltage are sequentially provided.

在本發明的一實施例中,第一工作電壓至第五工作電壓分別為12V、5V、1V、3.3V以及1.8V。In an embodiment of the invention, the first to fifth operating voltages are 12V, 5V, 1V, 3.3V, and 1.8V, respectively.

在本發明的一實施例中,當硬碟背板的上電情形中出現第五工作電壓時,表示第一工作電壓至第五工作電壓的供電正常,而上電控制單元根據第五工作電壓的供電情形來決定是否輸出上電正常信號。In an embodiment of the present invention, when the fifth working voltage occurs in the power-on condition of the hard disk backplane, the power supply indicating the first working voltage to the fifth working voltage is normal, and the power-on control unit is according to the fifth working voltage. The power supply situation determines whether to output a normal power-on signal.

在本發明的一實施例中,上電正常信號有二個,分別為第一上電正常信號與第二上電正常信號,控制器根據第一上電正常信號與第二上電正常信號來控制主機板開機。In an embodiment of the invention, there are two power-on normal signals, which are a first power-on normal signal and a second power-on normal signal, respectively, and the controller is based on the first power-on normal signal and the second power-on normal signal. Control the motherboard to boot.

在本發明的一實施例中,主機板還包括開機控制電路,控制器通過開機控制電路耦接上電控制單元。In an embodiment of the invention, the motherboard further includes a boot control circuit, and the controller is coupled to the power-on control unit through the boot control circuit.

在本發明的一實施例中,開機控制電路包括及閘、開關以及電晶體。及閘具有第一輸入端、第二輸入端及輸出端,第一輸入端接收第一上電正常信號,第二輸入端接收第二上電正常信號。開關的控制端耦接輸出端,開關的第一端與工作電壓端之間電性連接一電阻,開關的第二端耦接接地電壓端。電晶體的基極端耦接開關的第一端,電晶體的射極端耦接接地電壓端,電晶體的集極端輸出控制信號至控制器,以使控制器控制主機板開機。In an embodiment of the invention, the power-on control circuit includes a gate, a switch, and a transistor. The gate has a first input end, a second input end and an output end, the first input end receives the first power-on normal signal, and the second input end receives the second power-on normal signal. The control end of the switch is coupled to the output end, and the first end of the switch is electrically connected to the working voltage end, and the second end of the switch is coupled to the ground voltage end. The base end of the transistor is coupled to the first end of the switch, the emitter end of the transistor is coupled to the ground voltage terminal, and the collector terminal of the transistor outputs a control signal to the controller to cause the controller to control the motherboard to be powered on.

在本發明的一實施例中,開機控制電路包括第一開關、第二開關以及電晶體。第一開關的控制端接收該第一 上電正常信號,第一開關的第一端與工作電壓端之間電性連接一電阻。第二開關的控制端接收第二上電正常信號,第二開關的第一端耦接第一開關的第二端,第二開關的第二端耦接接地電壓端。電晶體的基極端耦接第一開關的第一端,電晶體的射極端耦接接地電壓端,電晶體的集極端輸出控制信號至控制器,以使控制器控制主機板開機。In an embodiment of the invention, the power-on control circuit includes a first switch, a second switch, and a transistor. The control end of the first switch receives the first The power-on normal signal is electrically connected to a resistor between the first end of the first switch and the working voltage terminal. The control terminal of the second switch receives the second power-on normal signal, the first end of the second switch is coupled to the second end of the first switch, and the second end of the second switch is coupled to the ground voltage terminal. The base end of the transistor is coupled to the first end of the first switch, the emitter end of the transistor is coupled to the ground voltage terminal, and the collector terminal of the transistor outputs a control signal to the controller to cause the controller to control the motherboard to be powered on.

在本發明的一實施例中,控制器為複雜可編程邏輯器件。In an embodiment of the invention, the controller is a complex programmable logic device.

本發明另提出一種伺服器的開機方法,此開機方法包括:提供主機板與硬碟背板,硬碟背板耦接多個硬碟,且提供主機板與硬碟背板的工作電壓,其中主機板包括控制器;以及控制器判斷硬碟背板的工作電壓是否上電正常,在上電正常時控制主機板開機,以供主機板與這些硬碟進行資料交換。The invention further provides a booting method for the server. The booting method includes: providing a motherboard and a hard disk backplane, the hard disk backplane is coupled to the plurality of hard disks, and provides a working voltage of the motherboard and the hard disk backplane, wherein The motherboard includes a controller; and the controller determines whether the working voltage of the hard disk backplane is powered up normally, and controls the motherboard to boot when the power is normal, so that the motherboard exchanges data with the hard disks.

在本發明的伺服器的開機方法實施例中,按照時間順序提供多個工作電壓至該硬碟背板,先同時提供一第一工作電壓及一第二工作電壓,接著依序提供一第三工作電壓、一第四工作電壓以及一第五工作電壓。In the embodiment of the booting method of the server of the present invention, a plurality of operating voltages are sequentially provided to the hard disk backplane, and a first operating voltage and a second operating voltage are simultaneously provided, and then a third is sequentially provided. The operating voltage, a fourth operating voltage, and a fifth operating voltage.

在本發明的伺服器的開機方法實施例中,第一工作電壓至第五工作電壓分別為12V、5V、1V、3.3V以及1.8V。In the embodiment of the booting method of the server of the present invention, the first to fifth operating voltages are 12V, 5V, 1V, 3.3V, and 1.8V, respectively.

在本發明的伺服器的開機方法實施例中,硬碟背板包括上電控制單元。In an embodiment of the boot method of the server of the present invention, the hard disk backplane includes a power up control unit.

在本發明的伺服器的開機方法實施例中,當硬碟背板的上電情形中出現第五工作電壓時,表示第一工作電壓至 第五工作電壓的供電正常,而上電控制單元根據第五工作電壓的供電情形來決定是否輸出上電正常信號。In the embodiment of the booting method of the server of the present invention, when the fifth working voltage occurs in the power-on condition of the hard disk backplane, the first working voltage is indicated to The power supply of the fifth working voltage is normal, and the power-on control unit determines whether to output a power-on normal signal according to the power supply situation of the fifth working voltage.

在本發明的伺服器的開機方法實施例中,上電正常信號有二個,分別為第一上電正常信號與第二上電正常信號,控制器根據第一上電正常信號與第二上電正常信號來控制主機板開機。In the embodiment of the booting method of the server of the present invention, there are two power-on normal signals, which are respectively a first power-on normal signal and a second power-on normal signal, and the controller is based on the first power-on normal signal and the second power-on signal. The normal signal is used to control the motherboard to boot.

基於上述,本發明實施例可在硬碟背板的供電正常時才使主機板開機。Based on the above, the embodiment of the present invention can enable the motherboard to be powered on when the power supply of the hard disk backplane is normal.

為讓本發明的上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。The above described features and advantages of the invention will be apparent from the following description.

現將詳細參考本發明之實施例,並在附圖中說明所述實施例之實例。另外,在圖式及實施方式中使用相同標號的元件/構件代表相同或類似部分。Reference will now be made in detail be made to the embodiments of the invention In addition, elements/members that use the same reference numerals in the drawings and the embodiments represent the same or similar parts.

應理解,當元件被稱為在另一元件“上”、“連接至”或“耦接至”另一元件時,其可直接在另一元件上、連接至或耦接至另一元件,或可存在介入元件。對比而言,當元件被稱為“直接”在另一元件“上”、“直接連接至”或“直接耦接至”另一元件時,不存在介入元件。It will be understood that when an element is referred to as "on," "connected to" or "coupled to" another element, it can be Or an intervening element may be present. In contrast, when an element is referred to as “directly,” “directly connected,” or “directly connected” to another element, the intervening element is absent.

圖1是依照本發明一實施例之伺服器的示意圖。請參閱圖1。伺服器100包括電源供應單元110、硬碟背板120、多個硬碟122以及主機板140。硬碟背板120耦接多個硬碟122且硬碟背板120包括上電控制單元130。主機板140包括控制器152。上電控制單元130耦接控制器152。1 is a schematic diagram of a server in accordance with an embodiment of the present invention. Please refer to Figure 1. The server 100 includes a power supply unit 110, a hard disk backplane 120, a plurality of hard disks 122, and a motherboard 140. The hard disk backplane 120 is coupled to the plurality of hard disks 122 and the hard disk backplane 120 includes the power up control unit 130. The motherboard 140 includes a controller 152. The power-on control unit 130 is coupled to the controller 152.

此外,控制器152可以為複雜可編程邏輯器件。主機板140還可包括開機控制電路150,控制器152通過開機控制電路150耦接上電控制單元130。Additionally, controller 152 can be a complex programmable logic device. The motherboard 140 may further include a power-on control circuit 150, and the controller 152 is coupled to the power-on control unit 130 through the power-on control circuit 150.

電源供應單元110耦接硬碟背板120與主機板140。電源供應單元110按照時間順序提供多個工作電壓至硬碟背板120與主機板140,先同時提供第一工作電壓V1及第二工作電壓V2,接著依序提供第三工作電壓V3、第四工作電壓V4以及第五工作電壓V5。The power supply unit 110 is coupled to the hard disk backplane 120 and the motherboard 140. The power supply unit 110 sequentially supplies a plurality of operating voltages to the hard disk backplane 120 and the motherboard 140, and simultaneously supplies the first operating voltage V1 and the second operating voltage V2, and then sequentially supplies the third operating voltage V3 and the fourth. The operating voltage V4 and the fifth operating voltage V5.

上電控制單元130反應於硬碟背板120的上電情形,於硬碟背板120的工作電壓上電正常時輸出至少一上電正常信號PG至控制器152。當控制器152接收到上電正常信號PG(PG包括PGA及/或PGB)為邏輯高準位時,則控制主機板140開機以供主機板140與這些硬碟122進行資料交換(data interchange)。The power-on control unit 130 responds to the power-on of the hard disk backplane 120, and outputs at least one power-on normal signal PG to the controller 152 when the operating voltage of the hard disk backplane 120 is normal. When the controller 152 receives the power-on normal signal PG (the PG includes the PGA and/or the PGB) as a logic high level, the control board 140 is powered on for the motherboard 140 to exchange data with the hard disks 122. .

值得一提的是,由上述實施例的說明可以清楚得知,使用者可以通過主機板140是否正常開機來判斷硬碟背板120是否正常工作,這樣給使用者帶來了極大的便利。It is to be noted that the description of the above embodiment makes it clear that the user can determine whether the hard disk backplane 120 is working normally by whether the motherboard 140 is normally turned on, which brings great convenience to the user.

在又一實施例中,第一工作電壓V1至第五工作電壓V5可依序分別為12V、5V、1V、3.3V以及1.8V。也就是說,硬碟背板120使用了上述五種電位工作電壓,其中12V和5V是硬碟的工作電壓、3.3V是硬碟上韌體積體電路的工作電壓、1.8V與1V則是硬碟背板120上的擴展器積體電路的工作電壓。In still another embodiment, the first to fifth operating voltages V1 to V5 are sequentially 12V, 5V, 1V, 3.3V, and 1.8V, respectively. That is to say, the hard disk backplane 120 uses the above five potential operating voltages, wherein 12V and 5V are the operating voltage of the hard disk, 3.3V is the operating voltage of the tough volume circuit on the hard disk, and 1.8V and 1V are hard. The operating voltage of the expander integrated circuit on the backplane 120.

圖2是依照本發明一實施例之按照時間順序上電的工 作電壓示意圖。請參閱圖2。上電的工作電壓的順序為:在時間點T1先同時提供12V及5V,接著在時間點T2提供1V,接著在時間點T3提供3.3V,接著在時間點T4提供1.8V。另外,每一種工作電壓在其穩態時需維持50ms,才提供另一種工作電壓。而每一種工作電壓從供應開始的時間點至其穩態的時間點之間需控制在0.5ms至5ms以內。2 is a chronological power-on work in accordance with an embodiment of the present invention. Make a voltage diagram. Please refer to Figure 2. The sequence of operating voltages for power-up is: 12V and 5V are simultaneously supplied at time point T1, then 1V is supplied at time point T2, then 3.3V is supplied at time point T3, and then 1.8V is supplied at time point T4. In addition, each operating voltage must be maintained for 50ms at its steady state to provide another operating voltage. Each type of operating voltage needs to be controlled within 0.5ms to 5ms from the time when the supply starts to the time point of its steady state.

請再參閱圖1,由於做了時序供電控制,也就是說正常上電順序是第一工作電壓/第二工作電壓(例如,12V/5V),接著依序為第三、第四與第五工作電壓V3~V5(例如,1V、3.3V、1.8V)。如果第三工作電壓V3(例如,1V)未被檢測到,那麼在第三工作電壓V3之後的第四與第五工作電壓V4、V5(例如,3.3V、1.8V)也不會被檢測到,所以在設計上電控制單元130時,可以藉由檢測第五工作電壓V5(例如,1.8V)上電來判斷硬碟背板120上電是否正常。另外,最後上電的第五工作電壓V5(例如,1.8V)可能在實際電路上配置有兩路。所以上電控制單元130可被配置成發出第一、第二上電正常信號PGA與PGB至開機控制電路150。例如,將第一、第二上電正常信號PGA與PGB在邏輯高準位時,表示該供電線路的1.8V為正常,但本發明的上電正常信號的邏輯準位亦可設計成相反。Please refer to FIG. 1 again, because the timing power supply control is performed, that is, the normal power-on sequence is the first working voltage/second working voltage (for example, 12V/5V), and then the third, fourth, and fifth are sequentially followed. Operating voltage V3 ~ V5 (for example, 1V, 3.3V, 1.8V). If the third operating voltage V3 (eg, 1V) is not detected, the fourth and fifth operating voltages V4, V5 (eg, 3.3V, 1.8V) after the third operating voltage V3 are not detected. Therefore, when the power control unit 130 is designed, it can be determined whether the power of the hard disk backplane 120 is normal by detecting the fifth working voltage V5 (for example, 1.8V). In addition, the last power-on fifth operating voltage V5 (eg, 1.8V) may be configured with two paths on the actual circuit. Therefore, the power-on control unit 130 can be configured to issue the first and second power-on normal signals PGA and PGB to the power-on control circuit 150. For example, when the first and second power-on normal signals PGA and PGB are at a logic high level, it indicates that the 1.8V of the power supply line is normal, but the logic level of the power-on normal signal of the present invention may also be designed to be reversed.

圖3A、圖3B是依照本發明實施例之開機控制電路的電路圖。以下將對兩種開機控制電路的配置做詳細的描述。3A and 3B are circuit diagrams of a power-on control circuit in accordance with an embodiment of the present invention. The configuration of the two boot control circuits will be described in detail below.

請同時參閱圖1與圖3A。開機控制電路150A包括及閘301、開關303、電晶體305以及電阻R1、R2。及閘301的第一輸入端U1 接收第一上電正常信號PGA,第二輸入端U2 接收第二上電正常信號PGB。開關303的控制端G 耦接及閘301的輸出端U3 ,開關303的第一端D 與工作電壓端P1之間電性連接電阻R1,開關303的第二端S 耦接接地電壓端GND。電晶體305的基極端B 耦接開關303的第一端D ,電晶體305的射極端E 耦接接地電壓端GND,電晶體305的集極端C 可輸出控制信號PWG至控制器152,以使控制器152控制主機板140開機。Please also refer to Figure 1 and Figure 3A. The power-on control circuit 150A includes a gate 301, a switch 303, a transistor 305, and resistors R1, R2. The first input terminal U1 of the AND gate 301 receives the first power-on normal signal PGA, and the second input terminal U2 receives the second power-on normal signal PGB. The control terminal G of the switch 303 is coupled to the output terminal U3 of the gate 301, the first end D of the switch 303 is electrically connected to the operating voltage terminal P1, and the second terminal S of the switch 303 is coupled to the ground voltage terminal GND. The base terminal B of the transistor 305 is coupled to the first end D of the switch 303, the emitter terminal E of the transistor 305 is coupled to the ground voltage terminal GND, and the collector terminal C of the transistor 305 can output the control signal PWG to the controller 152. The controller 152 controls the motherboard 140 to be powered on.

在又一變化實施例,請同時參閱圖1與圖3B。開機控制電路150B包括第一開關401、第二開關403、電晶體305以及電阻R1、R2。第一開關401的控制端G1 接收第一上電正常信號PGA,第一開關401的第一端D1 與工作電壓端P1之間電性連接電阻R1。第二開關403的控制端G2 接收第二上電正常信號PGB,第二開關403的第一端D2 耦接第一開關401的第二端S1 ,第二開關403的第二端S2 耦接接地電壓端GND。電晶體305的基極端B 耦接第一開關401的第一端D1 ,電晶體305的射極端E 耦接接地電壓端GND,電晶體305的集極端C 可輸出控制信號PWG。此控制信號PWG至控制器152,以使控制器152控制主機板140開機。In still another variant embodiment, please refer to both FIG. 1 and FIG. 3B. The power-on control circuit 150B includes a first switch 401, a second switch 403, a transistor 305, and resistors R1, R2. The control terminal G1 of the first switch 401 receives the first power-on normal signal PGA, and the first terminal D1 of the first switch 401 and the working voltage terminal P1 are electrically connected to the resistor R1. A control terminal G2 of the second switch 403 receives the second signal on the PGB normal power, a first terminal of the second switch 403 is coupled to the first switch D2 S1 401 of the second end, the second end of the second switch S2 is coupled to the ground 403 Voltage terminal GND. The base terminal B of the transistor 305 is coupled to the first terminal D1 of the first switch 401, the emitter terminal E of the transistor 305 is coupled to the ground voltage terminal GND, and the collector terminal C of the transistor 305 can output the control signal PWG. This control signal PWG is applied to the controller 152 to cause the controller 152 to control the motherboard 140 to be powered on.

值得一提的是,開機控制電路150B與開機控制電路150A相比,在元件數量的使用上可以省掉及閘301,而增 加一個開關元件。第一開關401與第二開關403的邏輯作用相當於一個反及閘,此作用等同於及閘301與開關303的作用相同,但是,一個開關元件的成本比起及閘301的成本會低很多,從而圖3B的實施態樣可以較節約成本。It is worth mentioning that, compared with the boot control circuit 150A, the boot control circuit 150B can save the gate 301 and increase the number of components. Add a switching element. The logic function of the first switch 401 and the second switch 403 is equivalent to a reverse gate, which is equivalent to the same function of the gate 301 and the switch 303, but the cost of one switching element is much lower than the cost of the gate 301. Thus, the embodiment of FIG. 3B can be more cost effective.

另外,第一開關401與第二開關403的邏輯運作關係如表1所示。In addition, the logical operational relationship between the first switch 401 and the second switch 403 is as shown in Table 1.

其中,H、L:分別表示為邏輯高準位、邏輯低準位。 Among them, H and L are respectively represented as a logic high level and a logic low level.

基於上述實施例所揭示的內容,可以彙整出一種通用的伺服器的開機方法。更清楚來說,圖4繪示為本發明一實施例之開機方法的流程圖。請合併參閱圖1和圖4,本實施例之開機方法可以包括以下步驟:如步驟S410所示,提供主機板140與硬碟背板120,硬碟背板120耦接多個硬碟122,且提供主機板140與硬碟背板120的工作電壓V1~V5,其中主機板140包括控制器152。Based on the content disclosed in the above embodiments, a general-purpose server booting method can be summarized. More specifically, FIG. 4 is a flow chart of a booting method according to an embodiment of the present invention. Referring to FIG. 1 and FIG. 4, the booting method of the present embodiment may include the following steps: as shown in step S410, the motherboard 140 is connected to the hard disk backplane 120, and the hard disk backplane 120 is coupled to the plurality of hard disks 122. The operating voltages V1 V V5 of the motherboard 140 and the hard disk backplane 120 are provided, wherein the motherboard 140 includes a controller 152.

其中,提供工作電壓的方式可以為:按照時間順序提供多個工作電壓V1~V5至硬碟背板120,先同時提供第一工作電壓V1及第二工作電壓V2,接著依序提供第三 工作電壓V3、第四工作電壓V4以及第五工作電壓V5,其中第一工作電壓V1至第五工作電壓V5可依序分別為12V、5V、1V、3.3V以及1.8V。The method for providing the working voltage may be: providing a plurality of working voltages V1 VV5 to the hard disk backplane 120 in time sequence, first providing the first working voltage V1 and the second working voltage V2, and then providing the third in sequence. The working voltage V3, the fourth working voltage V4, and the fifth working voltage V5, wherein the first working voltage V1 to the fifth working voltage V5 are sequentially 12V, 5V, 1V, 3.3V, and 1.8V, respectively.

接著,如步驟S420所示,控制器152判斷硬碟背板120的工作電壓是否上電正常,在上電正常時控制主機板140開機,以供主機板140與這些硬碟122進行資料交換。Then, as shown in step S420, the controller 152 determines whether the operating voltage of the hard disk backplane 120 is powered up normally, and controls the motherboard 140 to be powered on when the power is turned on, so that the motherboard 140 exchanges data with the hard disks 122.

茲再舉一例作說明。圖5繪示為本發明另一實施例之開機方法的流程圖。請合併參閱圖1和圖5。I will give another example for explanation. FIG. 5 is a flow chart of a booting method according to another embodiment of the present invention. Please refer to Figure 1 and Figure 5 together.

於步驟S501,按照時間順序提供多個工作電壓V1~V5至硬碟背板120。In step S501, a plurality of operating voltages V1 V V5 are supplied to the hard disk backplane 120 in chronological order.

接著,於步驟S503,上電控制單元130反應於硬碟背板120的上電情形,於工作電壓上電正常時輸出上電正常信號PG至控制器152。Next, in step S503, the power-on control unit 130 reacts to the power-on condition of the hard disk backplane 120, and outputs the power-on normal signal PG to the controller 152 when the operating voltage is powered up.

接著,於步驟S505,控制器152判斷上電正常信號PG是否為邏輯高準位。若是,進入步驟S507,反之進入步驟S509。Next, in step S505, the controller 152 determines whether the power-on normal signal PG is at a logic high level. If yes, go to step S507, otherwise go to step S509.

於步驟S507,表示上電正常,控制器152使主機板140正常開機,而主機板140與硬碟122進行資料交換。In step S507, it indicates that the power-on is normal, the controller 152 causes the motherboard 140 to be powered on normally, and the motherboard 140 exchanges data with the hard disk 122.

於步驟S509,表示上電不正常,控制器152使主機板140無法開機。In step S509, it indicates that the power-on is abnormal, and the controller 152 disables the motherboard 140 from booting.

故,使用者可以通過主機板140是否正常開機來判斷硬碟背板120是否正常工作。Therefore, the user can determine whether the hard disk backplane 120 is working normally by whether the motherboard 140 is normally turned on.

綜上所述,本發明實施例的伺服器及其開機方法能夠通過主機板是否正常開機來判斷硬碟背板是否正常工作, 如此一來,給使用者帶來了極大的便利。In summary, the server of the embodiment of the present invention and the booting method thereof can determine whether the hard disk backplane works normally by whether the motherboard is normally turned on. As a result, the user is greatly facilitated.

雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明的精神和範圍內,當可作些許更動與潤飾,故本發明的保護範圍當視後附的申請專利範圍所界定者為準。Although the present invention has been disclosed in the above embodiments, it is not intended to limit the present invention, and those skilled in the art can make some changes and refinements without departing from the spirit and scope of the present invention. The scope of the invention is defined by the scope of the appended claims.

100‧‧‧伺服器100‧‧‧Server

110‧‧‧電源供應單元110‧‧‧Power supply unit

120‧‧‧硬碟背板120‧‧‧hard disk backplane

122‧‧‧硬碟122‧‧‧ Hard disk

130‧‧‧上電控制單元130‧‧‧Power-up control unit

140‧‧‧主機板140‧‧‧ motherboard

150、150A、150B‧‧‧開機控制電路150, 150A, 150B‧‧‧ boot control circuit

152‧‧‧控制器152‧‧‧ Controller

301‧‧‧及閘301‧‧‧ and gate

303‧‧‧開關303‧‧‧ switch

305‧‧‧電晶體305‧‧‧Optoelectronics

401‧‧‧第一開關401‧‧‧First switch

403‧‧‧第二開關403‧‧‧second switch

GND‧‧‧接地電壓端GND‧‧‧ground voltage terminal

P1‧‧‧工作電壓端P1‧‧‧ working voltage terminal

PG‧‧‧上電正常信號PG‧‧‧Powerful normal signal

PGA‧‧‧第一上電正常信號PGA‧‧‧First power-on normal signal

PGB‧‧‧第二上電正常信號PGB‧‧‧Second power-on normal signal

PGC‧‧‧信號PGC‧‧‧ signal

PWG‧‧‧控制信號PWG‧‧‧ control signal

R1、R2‧‧‧電阻R1, R2‧‧‧ resistance

S410、S420‧‧‧本發明一實施例之伺服器的開機方法的各步驟S410, S420‧‧‧ steps of the booting method of the server according to an embodiment of the present invention

S501~S509‧‧‧本發明另一實施例之伺服器的開機方法的各步驟S501~S509‧‧‧ steps of the booting method of the server according to another embodiment of the present invention

T1~T4‧‧‧時間點T1~T4‧‧‧ time point

V1~V5‧‧‧第一至第五工作電壓V1~V5‧‧‧first to fifth working voltage

下面的所附圖式是本發明的說明書的一部分,繪示了本發明的示例實施例,所附圖式與說明書的描述一起說明本發明的原理。The following drawings are a part of the specification of the invention, and illustrate the embodiments of the invention

圖1是依照本發明一實施例之伺服器的示意圖。1 is a schematic diagram of a server in accordance with an embodiment of the present invention.

圖2是依照本發明一實施例之按照時間順序上電的工作電壓示意圖。2 is a schematic diagram of operating voltages that are powered up in chronological order, in accordance with an embodiment of the present invention.

圖3A、圖3B是依照本發明實施例之開機控制電路的電路圖。3A and 3B are circuit diagrams of a power-on control circuit in accordance with an embodiment of the present invention.

圖4是依照本發明一實施例之伺服器的開機方法的流程圖。4 is a flow chart of a method of booting a server in accordance with an embodiment of the present invention.

圖5是依照本發明另一實施例之伺服器的開機方法的流程圖。FIG. 5 is a flowchart of a booting method of a server according to another embodiment of the present invention.

100‧‧‧伺服器100‧‧‧Server

110‧‧‧電源供應單元110‧‧‧Power supply unit

120‧‧‧硬碟背板120‧‧‧hard disk backplane

122‧‧‧硬碟122‧‧‧ Hard disk

130‧‧‧上電控制單元130‧‧‧Power-up control unit

140‧‧‧主機板140‧‧‧ motherboard

150‧‧‧開機控制電路150‧‧‧Start control circuit

152‧‧‧控制器152‧‧‧ Controller

PG‧‧‧上電正常信號PG‧‧‧Powerful normal signal

PGA‧‧‧第一上電正常信號PGA‧‧‧First power-on normal signal

PGB‧‧‧第二上電正常信號PGB‧‧‧Second power-on normal signal

V1~V5‧‧‧第一至第五工作電壓V1~V5‧‧‧first to fifth working voltage

Claims (19)

一種伺服器,包括:一硬碟背板,耦接多個硬碟且包括一上電控制單元;一電源供應單元,耦接該硬碟背板,提供該硬碟背板的工作電壓;以及一主機板,耦接該電源供應單元,以接收來自該電源供應單元的工作電壓,該主機板包括一控制器,該控制器耦接該上電控制單元;其中該上電控制單元反應於該硬碟背板的上電情形,於該硬碟背板的工作電壓上電正常時輸出上電正常信號至該控制器,並且當該控制器接收到該上電正常信號時,控制該主機板開機,以供該主機板與該些硬碟進行資料交換。A server includes: a hard disk backplane coupled to a plurality of hard disks and including a power-on control unit; a power supply unit coupled to the hard disk backplane to provide an operating voltage of the hard disk backplane; a motherboard coupled to the power supply unit for receiving an operating voltage from the power supply unit, the motherboard includes a controller coupled to the power-on control unit, wherein the power-on control unit is responsive to the The power-on of the hard disk backplane outputs a power-on normal signal to the controller when the working voltage of the hard disk backplane is normal, and controls the motherboard when the controller receives the power-on normal signal. Turning on the power for the motherboard to exchange data with the hard disks. 如申請專利範圍第1項所述之伺服器,其中該電源供應單元按照時間順序提供多個工作電壓至該硬碟背板,先同時提供一第一工作電壓及一第二工作電壓,接著依序提供一第三工作電壓、一第四工作電壓以及一第五工作電壓。The server of claim 1, wherein the power supply unit provides a plurality of operating voltages to the hard disk backplane in chronological order, and simultaneously provides a first operating voltage and a second operating voltage, and then The sequence provides a third operating voltage, a fourth operating voltage, and a fifth operating voltage. 如申請專利範圍第2項所述之伺服器,其中該第一工作電壓、該第二工作電壓、該第三工作電壓、該第四工作電壓以及該第五工作電壓分別為12V、5V、1V、3.3V以及1.8V。The server of claim 2, wherein the first working voltage, the second working voltage, the third working voltage, the fourth working voltage, and the fifth working voltage are respectively 12V, 5V, 1V , 3.3V and 1.8V. 如申請專利範圍第2項所述之伺服器,其中當該硬碟背板的上電情形中出現該第五工作電壓時,表示該第一工作電壓至該第五工作電壓的供電正常,而該上電控制單 元根據該第五工作電壓的供電情形來決定是否輸出該上電正常信號。The server of claim 2, wherein when the fifth operating voltage occurs in the power-on condition of the hard disk backplane, the power supply from the first working voltage to the fifth working voltage is normal, and The power-on control list The element determines whether to output the power-on normal signal according to the power supply situation of the fifth working voltage. 如申請專利範圍第1項所述之伺服器,其中該上電正常信號有二個,分別為一第一上電正常信號與一第二上電正常信號,該控制器根據該第一上電正常信號與該第二上電正常信號來控制該主機板開機。The server of claim 1, wherein the power-on normal signal has two, respectively, a first power-on normal signal and a second power-on normal signal, and the controller is powered on according to the first power-on. The normal signal and the second power-on normal signal control the motherboard to be powered on. 如申請專利範圍第5項所述之伺服器,其中該主機板還包括一開機控制電路,該控制器通過該開機控制電路耦接該上電控制單元。The server of claim 5, wherein the motherboard further includes a boot control circuit, and the controller is coupled to the power-on control unit by the boot control circuit. 如申請專利範圍第6項所述之伺服器,其中該開機控制電路包括:一及閘,具有一第一輸入端、一第二輸入端及一輸出端,該第一輸入端接收該第一上電正常信號,該第二輸入端接收該第二上電正常信號;一開關,該開關的控制端耦接該輸出端,該開關的第一端與一工作電壓端之間電性連接一電阻,該開關的第二端耦接一接地電壓端;以及一電晶體,該電晶體的基極端耦接該開關的第一端,該電晶體的射極端耦接該接地電壓端,該電晶體的集極端輸出一控制信號至該控制器,以使該控制器控制該主機板開機。The server of claim 6, wherein the power-on control circuit comprises: a gate and a first input terminal, a second input terminal and an output terminal, the first input terminal receiving the first The second input terminal receives the second power-on normal signal; a switch, the control end of the switch is coupled to the output end, and the first end of the switch is electrically connected to a working voltage end a resistor, the second end of the switch is coupled to a ground voltage terminal, and a transistor having a base end coupled to the first end of the switch, the emitter end of the transistor being coupled to the ground voltage terminal, the The collector terminal of the crystal outputs a control signal to the controller to cause the controller to control the motherboard to power on. 如申請專利範圍第6項所述之伺服器,其中該開機控制電路包括:一第一開關,該第一開關的控制端接收該第一上電正 常信號,該第一開關的第一端與一工作電壓端之間電性連接一電阻;一第二開關,該第二開關的控制端接收該第二上電正常信號,該第二開關的第一端耦接該第一開關的第二端,該第二開關的第二端耦接一接地電壓端;以及一電晶體,該電晶體的基極端耦接該第一開關的第一端,該電晶體的射極端耦接該接地電壓端,該電晶體的集極端輸出一控制信號至該控制器,以使該控制器控制該主機板開機。The server of claim 6, wherein the power-on control circuit comprises: a first switch, the control end of the first switch receives the first power-on a signal, a first switch of the first switch and a working voltage terminal are electrically connected to a resistor; and a second switch, the control end of the second switch receives the second power-on normal signal, and the second switch The first end is coupled to the second end of the first switch, the second end of the second switch is coupled to a ground voltage end, and a transistor, the base end of the transistor is coupled to the first end of the first switch The emitter terminal of the transistor is coupled to the ground voltage terminal, and the collector terminal of the transistor outputs a control signal to the controller to enable the controller to control the motherboard to be powered on. 如申請專利範圍第1項所述之伺服器,其中該控制器為複雜可編程邏輯器件。The server of claim 1, wherein the controller is a complex programmable logic device. 一種伺服器的開機方法,包括:提供一主機板與一硬碟背板,該硬碟背板耦接多個硬碟,且提供該主機板與該硬碟背板的工作電壓,其中該主機板包括一控制器;以及該控制器判斷該硬碟背板的工作電壓是否上電正常,在上電正常時控制該主機板開機,以供該主機板與該些硬碟進行資料交換。A method for booting a server includes: providing a motherboard and a hard disk backplane, the hard disk backplane coupling a plurality of hard disks, and providing a working voltage of the motherboard and the hard disk backplane, wherein the host The board includes a controller; and the controller determines whether the working voltage of the hard disk backplane is powered up normally, and controls the motherboard to be powered on when the power is normal, so that the motherboard exchanges data with the hard disks. 如申請專利範圍第10項所述之伺服器的開機方法,其中按照時間順序提供多個工作電壓至該硬碟背板,先同時提供一第一工作電壓及一第二工作電壓,接著依序提供一第三工作電壓、一第四工作電壓以及一第五工作電壓。The method for booting a server according to claim 10, wherein a plurality of operating voltages are sequentially supplied to the hard disk backplane, and a first operating voltage and a second operating voltage are simultaneously provided, followed by A third operating voltage, a fourth operating voltage, and a fifth operating voltage are provided. 如申請專利範圍第11項所述之伺服器的開機方 法,其中該第一工作電壓、該第二工作電壓、該第三工作電壓、該第四工作電壓以及該第五工作電壓分別為12V、5V、1V、3.3V以及1.8V。The booting party of the server as described in claim 11 The method, wherein the first operating voltage, the second operating voltage, the third operating voltage, the fourth operating voltage, and the fifth operating voltage are 12V, 5V, 1V, 3.3V, and 1.8V, respectively. 如申請專利範圍第10項所述之伺服器的開機方法,其中該硬碟背板包括一上電控制單元。The method for booting a server according to claim 10, wherein the hard disk backplane comprises a power-on control unit. 如申請專利範圍第13項所述之伺服器的開機方法,其中當該硬碟背板的上電情形中出現該第五工作電壓時,表示該第一工作電壓至該第五工作電壓的供電正常,而該上電控制單元根據該第五工作電壓的供電情形來決定是否輸出該上電正常信號。The method for booting a server according to claim 13, wherein when the fifth working voltage occurs in the power-on condition of the hard disk backplane, the power supply from the first working voltage to the fifth working voltage is indicated. Normally, the power-on control unit determines whether to output the power-on normal signal according to the power supply situation of the fifth working voltage. 如申請專利範圍第10項所述之伺服器的開機方法,其中該上電正常信號有二個,分別為一第一上電正常信號與一第二上電正常信號,該控制器根據該第一上電正常信號與該第二上電正常信號來控制該主機板開機。The method for booting a server according to claim 10, wherein the power-on normal signal has two, respectively, a first power-on normal signal and a second power-on normal signal, and the controller is configured according to the first A power-on normal signal and the second power-on normal signal are used to control the motherboard to be powered on. 如申請專利範圍第15項所述之伺服器的開機方法,其中該主機板還包括一開機控制電路,該控制器通過該開機控制電路耦接該上電控制單元。The booting method of the server according to claim 15, wherein the motherboard further includes a boot control circuit, and the controller is coupled to the power-on control unit by the boot control circuit. 如申請專利範圍第16項所述之伺服器的開機方法,其中該開機控制電路包括:一及閘,具有一第一輸入端、一第二輸入端及一輸出端,該第一輸入端接收該第一上電正常信號,該第二輸入端接收該第二上電正常信號;一開關,該開關的控制端耦接該輸出端,該開關的第一端與一工作電壓端之間電性連接一電阻,該開關的第二 端耦接一接地電壓端;以及一電晶體,該電晶體的基極端耦接該開關的第一端,該電晶體的射極端耦接該接地電壓端,該電晶體的集極端輸出一控制信號至該控制器,以使該控制器控制該主機板開機。The method for booting a server according to claim 16 , wherein the boot control circuit comprises: a gate and a first input terminal, a second input terminal and an output terminal, wherein the first input terminal receives The first power-on normal signal, the second input end receives the second power-on normal signal; a switch, the control end of the switch is coupled to the output end, and the first end of the switch is electrically connected to a working voltage end Sexual connection a resistor, the second of the switch The terminal is coupled to a ground voltage terminal; and a transistor, the base end of the transistor is coupled to the first end of the switch, the emitter end of the transistor is coupled to the ground voltage terminal, and the collector output terminal of the transistor is controlled. Signal to the controller to cause the controller to control the motherboard to boot. 如申請專利範圍第16項所述之伺服器的開機方法,其中該開機控制電路包括:一第一開關,該第一開關的控制端接收該第一上電正常信號,該第一開關的第一端與一工作電壓端之間電性連接一電阻;一第二開關,該第二開關的控制端接收該第二上電正常信號,該第二開關的第一端耦接該第一開關的第二端,該第二開關的第二端耦接一接地電壓端;以及一電晶體,該電晶體的基極端耦接該第一開關的第一端,該電晶體的射極端耦接該接地電壓端,該電晶體的集極端輸出一控制信號至該控制器,以使該控制器控制該主機板開機。The booting method of the server according to claim 16, wherein the booting control circuit comprises: a first switch, the control end of the first switch receives the first power-on normal signal, and the first switch One end is electrically connected to a working voltage terminal; a second switch, the control end of the second switch receives the second power-on normal signal, and the first end of the second switch is coupled to the first switch The second end of the second switch is coupled to a ground voltage terminal; and a transistor, the base end of the transistor is coupled to the first end of the first switch, and the emitter end of the transistor is coupled The ground voltage terminal, the collector terminal of the transistor outputs a control signal to the controller, so that the controller controls the motherboard to be powered on. 如申請專利範圍第10項所述之伺服器的開機方法,其中該控制器為複雜可編程邏輯器件。The method of booting a server according to claim 10, wherein the controller is a complex programmable logic device.
TW101143142A 2012-11-19 2012-11-19 Server and booting method thereof TWI468921B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW101143142A TWI468921B (en) 2012-11-19 2012-11-19 Server and booting method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW101143142A TWI468921B (en) 2012-11-19 2012-11-19 Server and booting method thereof

Publications (2)

Publication Number Publication Date
TW201421222A TW201421222A (en) 2014-06-01
TWI468921B true TWI468921B (en) 2015-01-11

Family

ID=51393407

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101143142A TWI468921B (en) 2012-11-19 2012-11-19 Server and booting method thereof

Country Status (1)

Country Link
TW (1) TWI468921B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9971606B2 (en) * 2016-04-18 2018-05-15 Super Micro Computer, Inc. Technique for reordering hard drive activation reports to achieve sequential hard drive ordering
CN107479611B (en) * 2017-10-10 2019-03-22 迈普通信技术股份有限公司 A kind of communication equipment and electrification control method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040003317A1 (en) * 2002-06-27 2004-01-01 Atul Kwatra Method and apparatus for implementing fault detection and correction in a computer system that requires high reliability and system manageability
US20060256534A1 (en) * 2001-08-10 2006-11-16 Garnett Paul J Extended computing system
TW201044154A (en) * 2009-06-15 2010-12-16 Inventec Corp Computer device
TW201212014A (en) * 2010-09-10 2012-03-16 Inventec Corp A memory system
TW201228157A (en) * 2010-12-29 2012-07-01 Hon Hai Prec Ind Co Ltd Hot plug connector and server using the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060256534A1 (en) * 2001-08-10 2006-11-16 Garnett Paul J Extended computing system
US20040003317A1 (en) * 2002-06-27 2004-01-01 Atul Kwatra Method and apparatus for implementing fault detection and correction in a computer system that requires high reliability and system manageability
TW201044154A (en) * 2009-06-15 2010-12-16 Inventec Corp Computer device
TW201212014A (en) * 2010-09-10 2012-03-16 Inventec Corp A memory system
TW201228157A (en) * 2010-12-29 2012-07-01 Hon Hai Prec Ind Co Ltd Hot plug connector and server using the same

Also Published As

Publication number Publication date
TW201421222A (en) 2014-06-01

Similar Documents

Publication Publication Date Title
US9684361B2 (en) Devices routing wakeup signals using physical layer directly to power management circuit without waking up link layer
US8147138B2 (en) Power supply circuit for motherboard
TWI414996B (en) Computer system
TWI442699B (en) Power switch module, voltage generation circuit and power control method for electronic device
JP2015170292A (en) semiconductor device
TWI468921B (en) Server and booting method thereof
WO2023109018A1 (en) Double-flash switching device and server
US8996894B2 (en) Method of booting a motherboard in a server upon a successful power supply to a hard disk driver backplane
US7996175B2 (en) PCI load card
CN101625588B (en) Supply circuit of PWM controller
TWI444817B (en) Computer device
CN102591407B (en) Mainboard
CN207021988U (en) A kind of control circuit of express delivery cabinet
TW201435577A (en) Backup method and computer system thereof
TW201637315A (en) Discharge circuit and motherboard applying the same
TWI435208B (en) Integrated circuit and related controlling method
US20130061030A1 (en) System capable of booting through a universal serial bus device and method thereof
TW201535100A (en) Electronic device and power management method
TWI590022B (en) Circuit for transforming voltage
TW201327125A (en) Power supply system for memory
TW201531851A (en) Light controlling system and electronic device having same
TWI463295B (en) Reset and reboot circuit
TWI513188B (en) Power supply circuit for pci-e slot
CN218783796U (en) Power-on circuit based on time delay reset chip
TW201426273A (en) Motherboard and power management method thereof

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees