TW535255B - Method of preventing increase in top critical dimension of contact window with spacer - Google Patents
Method of preventing increase in top critical dimension of contact window with spacer Download PDFInfo
- Publication number
- TW535255B TW535255B TW91110549A TW91110549A TW535255B TW 535255 B TW535255 B TW 535255B TW 91110549 A TW91110549 A TW 91110549A TW 91110549 A TW91110549 A TW 91110549A TW 535255 B TW535255 B TW 535255B
- Authority
- TW
- Taiwan
- Prior art keywords
- layer
- contact window
- item
- patent application
- forming
- Prior art date
Links
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
^5255^ 5255
避免ί=係有關於一種半導體製程,特別是有關於插 金屬線產生不良電性::::亡距變大之方法,進而防止 相關技術說ί 觸提南元件可靠度。 k者積體電路效能的接古,— 以增加積體電路的穑A v體兀件尺寸必須縮小 述之目ϊ 集度(integrati⑽)。為了達到上 k之目的,接觸窗之微距(cri u 勹j建到上 要跟著縮小,而秘丄lcritlcal dimension,CD )也 問題,傳统上利用^ ϋ微影技術的困難度。為解決上述之 =傳統上利用在形成接觸窗之後,額外a垃錨办, 形成間隙壁(spacer )以 額卜在接觸自側壁 丁程以形成間隙壁期㈤,接觸窗頂部 = 去’致接觸窗頂部微距變大。在】 丄成於接觸_頂部的金屬内連線(interc 即!接觸窗頂部微距變大而仍會在規格内。^ 不r::f見的縮+,接觸窗頂部微距變大將造成金屬線 不良的電性接觸,而降低元件可靠度。 蜀51 1明L了進Γ步了解本發明之背景^以下配合第1 a到1 d圖 說明習知形成具間隙壁之接觸窗之方法。首先,請參照第 2供:基底1〇° ’例如-矽晶圓,在基底1〇〇表面依 序覆盍有一弟一介電層102,例如氧化矽層,及具有一開 口 104a之一光阻圖牵層。,μ· μ 人 口系增υ4此苐一介電層102係作為金屬 層間介電層(interlayer dielectric, ILD)。 接下來,请參照第1 b圖,以光阻圖案層丨〇 4作為罩幕Avoiding ί = is related to a semiconductor process, especially about inserting metal wires to produce bad electrical properties :::: The method of increasing the dead distance, and thus preventing the related technology from tiling the reliability of the components. The performance of integrated circuits must be reduced in order to increase the size of the integrated circuit. The size of the integrated circuit must be reduced. The integrati⑽ is described. In order to achieve the purpose of k, the macro of the contact window (cri u 勹 j should be reduced after it is built up), and the lclctlcal dimension (CD) is also a problem. Traditionally, it is difficult to use the ^ lithography technology. In order to solve the above = traditionally, after the contact window is formed, an extra anchor is used to form a spacer (spacer) to contact the side wall from the side wall to form a gap period. The top of the contact window = to 'contact The macro at the top of the window becomes larger. In] The metal interconnect formed at the top of the contact _ (interc ie! The macro at the top of the contact window becomes larger and will still be within specifications. ^ No r :: f See the shrinking +, the macro at the top of the contact window will become larger Causes poor electrical contact of the metal wires, which reduces the reliability of the component. Shu 51 1 Ming L To further understand the background of the present invention ^ The following with Figures 1 a to 1 d illustrates the conventional formation of contact windows with gap walls First, please refer to the second source: substrate 10 ° 'for example-a silicon wafer, a dielectric layer 102, such as a silicon oxide layer, and an opening 104a are sequentially covered on the substrate 100 surface in order. A photoresistive layer. Μ · μ population is increased. 4 This dielectric layer 102 is used as an interlayer dielectric (ILD). Next, please refer to Figure 1b for a photoresist pattern. Layer 丨 〇4 as a curtain
535255 五、發明說明(2) =刻f -介電層1G2而形成—接觸fiQ2a並露出基底ι〇〇 衣w。 一 接莫^,4參照在第1 C圖,在剝除光阻圖案層1 04後, 電層102上及接觸窗i〇2a表面順應性形成- ίτ: 6,例如氧切層或四乙基石夕酸鹽氧化物 :oxide )層,以供後續形成間隙壁用。 1〇6,最參照第ld圖中’非等向性钱刻第二介電層 :距^窗102a侧壁形成一間隙壁106b而獲得具較 門隙辟10。」接觸窗1〇6a。然而,在進行蝕刻製程以形成 間’由於過蝕刻第-介電層102之上表面而 使接觸自頂部接觸窗i06頂部微距變大,降低元件可 度。 發明概述: 之接5 11此’本發明之目的在於提供-種避免具間隙壁 觸_中頂部微距變大之方法,其藉由在金屬層間介電 :上形成一蝕刻停止層,藉以阻隔用來形成間隙壁之介電 曰,防止發生過蝕刻而使頂部微距不會, 件之可靠度。 攸什疋 觸窗ΐ ί ΐ述ΐ i的’本發明提供一種形成具間隙壁之接 括下列步驟··提供一基底,基底表面依序 覆盍有一弟一介電層、一蝕刻停止層及一光阻圖案層,·以 光阻圖案層作為罩幕來蝕刻此蝕刻停止層及第一介電層, 成一接觸窗並露出基底表面;在蝕刻停止層上及4觸 南表面順應性形成一第二介電層;以及非等向性蝕刻第二535255 V. Description of the invention (2) = engraved f-dielectric layer 1G2 to form-contact fiQ2a and expose the substrate ι〇〇 clothing w. As shown in Figure 1C, after stripping the photoresist pattern layer 104, the electrical compliance of the electrical layer 102 and the surface of the contact window 〇2a is formed-ίτ: 6, such as oxygen cut layer or tetraethyl A sillate oxide (oxide) layer for subsequent formation of a barrier wall. 106, most referring to the second dielectric layer engraved with anisotropy in the figure ld: a gap 106b is formed from the side wall of the window 102a to obtain a gate gap 10. "The contact window 106a. However, when the etching process is performed to form a portion ', the upper macro of the contact from the top contact window i06 becomes larger due to the over-etching of the upper surface of the first dielectric layer 102, which reduces the element reliability. Summary of the invention: The purpose of the present invention is to provide a method for preventing the macro distance on the top of the gap from increasing, by forming an etch stop layer on the dielectric layer between the metal layers, thereby blocking The dielectric used to form the gap wall prevents over-etching from happening so that the top macro will not occur, and the reliability of the part.疋 什 疋 Window ΐ ΐ ΐΐ 'The present invention provides a method for forming a spacer with the following steps: providing a substrate, the surface of the substrate is sequentially covered with a dielectric layer, an etch stop layer and A photoresist pattern layer. The photoresist pattern layer is used as a mask to etch the etch stop layer and the first dielectric layer to form a contact window and expose the surface of the substrate; a conformation is formed on the etch stop layer and the 4 south facing surface. A second dielectric layer; and an anisotropically etched second
535255 五、發明說明(3) -~ 介電層,以在接觸窗側壁形成一間隙壁,其中使用氧氣 氟碳氣體及氧化碳氣體作為蝕刻反應氣體,且氟碳氣^之 流量在4〜8 Sccm的範圍。上述第二介電層係氧化矽層及〇 乙基矽酸鹽氧化物層之一種,且蝕刻停止層係厚度在四 2 0 0〜4 0 0埃的範圍之氮氧化石夕層。再者,上述非等向性餘 刻之工作壓力在80〜100 mTorr的範圍,所使用之高頻功 及低頻功率分別在70 0〜9 0 0 W及1〇〇〜300W的範圍,時間在 20〜30秒的範圍。此外,氧氣之流量為2〜6 ^㈣的範圍, 且氧化石反氣體之流量在50〜1〇〇 seem的範圍。 較佳實施例之詳細說明: 以下配合第2a到2d圖說明本發明實施例之形成具間隙 壁之接觸窗之方法。 首先’請參照第2 a圖,提供一基底2 〇 〇,例如一石夕晶 圓。此基底200表面形成有半導體元件,此處為簡化圖 式,僅繪示出一平整基底。接著,藉由習知沉積技術在基 底200表面上依序形成一第一介電層202,例如氧化;g夕層、 一姓刻停止層204,例如氮氧化矽(Si 0N ),以及一光阻 層(未繪示)。在本實施例中,此蝕刻停止層2 〇 4亦作為 "電抗反射層(dielectric anti-reflective coating, DARC)且厚度在200〜400埃的範圍,較佳之厚度在埃。 隨後’利用習知微影製程定義光阻層以形成具有一開口 206a之一光阻圖案層206。 接下來,請參照第2b圖,以光阻圖案層2〇 6作為罩幕 來依序姓刻此抗反射層204及第一介電層202,藉以形成一535255 V. Description of the invention (3)-~ The dielectric layer forms a gap wall on the side wall of the contact window, in which oxygen fluorocarbon gas and carbon oxide gas are used as the etching reaction gas, and the flow rate of fluorocarbon gas is 4 ~ 8 Sccm range. The second dielectric layer is one of a silicon oxide layer and an ethyl silicate oxide layer, and the etch stop layer is a oxynitride layer having a thickness in a range of 4200 to 400 angstroms. In addition, the above-mentioned anisotropic working pressure is in the range of 80 ~ 100 mTorr, and the high-frequency work and low-frequency power used are in the range of 70 ~ 900 W and 100 ~ 300W, respectively, and the time is in the range of 20 ~ 30 second range. In addition, the flow rate of oxygen is in the range of 2 to 6 ㈣ 且, and the flow rate of the anti-oxidant gas is in the range of 50 to 100 seem. Detailed description of the preferred embodiment: The method of forming a contact window with a gap wall according to an embodiment of the present invention will be described below with reference to Figs. 2a to 2d. First, please refer to FIG. 2a, and provide a substrate 200, such as a stone evening circle. A semiconductor element is formed on the surface of the substrate 200. For simplicity, only a flat substrate is shown here. Next, a first dielectric layer 202, such as oxide, is sequentially formed on the surface of the substrate 200 by a conventional deposition technique, such as a silicon oxide layer, a stop layer 204, such as silicon oxynitride (Si 0N), and a light Resistive layer (not shown). In this embodiment, the etch stop layer 204 is also used as a "dielectric anti-reflective coating (DARC)" and has a thickness in a range of 200 to 400 angstroms, and a preferred thickness is in angstroms. Subsequently, a photoresist layer is defined using a conventional lithography process to form a photoresist pattern layer 206 having an opening 206a. Next, referring to FIG. 2b, using the photoresist pattern layer 206 as a mask, the anti-reflection layer 204 and the first dielectric layer 202 are inscribed in order to form a
0389-7478twf(n);IDF200112357;P910021;spin.ptd 第 6 頁 535255 五、發明說明(4) "一"— 接觸固202a並鉻出基底200表面。隨後,剝除光阻圖案声 20 6。 … 接下來’請參照第2c圖,同樣藉由習知沉積技術在抗 反射層204上及接觸窗2〇2a表面順應性形成一厚度約 80 0〜1 500埃範圍之第二介電層2〇8,例如由化學氣相沉積 法(chemical vapor deposition,CVD)所形成之氧化矽 層或四乙基矽酸鹽氧化物(TEOS oxide )層。 最後,請參照第2d圖,對第二介電層208實施一非等 向性蝕刻並以抗反射層204作為蝕刻停止層,進行時間約 20〜30秒,以在接觸窗202a側壁形成一間隙壁2〇8b而獲得 微距(CD )較小於接觸窗2〇2a之接觸窗208a。在本實施例 中’上述非等向性餘刻所使用的餘刻反應氣體包含:氧氣 (〇2 )、氟$反氣體(C4F8 )、氧化碳氣體(CO )及作為载;; 氣之氬氣(Ar)。其中,氧氣之流量為在2〜6 sCCffl的範 圍,而較佳的流量為4 sccm。氟碳氣體之流量在4〜8 sccm 的範圍’而較佳的流量為6 seem。氧化碳氣體之流量在 50〜100 seem,且氬氣流量為12〇〜160 sccm。再者,此非 等向性钱刻之工作壓力在80〜100 mTorr的範圍,而較佳之 工作壓力在90 mTorr。另外,本實施例中非等向性蝕刻所 使用之南頻功率(27 MHz )及低頻功率(2 MHz )分別在 700〜900 W的範圍及1〇〇〜3〇 〇w的範圍。 在上述的條件下來進行非等向性蝕刻時,由於本發明 所使用介電抗反射層可作為非等向性钱刻製程之餘刻終止 層,因此在形成間隙壁期間,可避免過蝕刻介電抗反射層0389-7478twf (n); IDF200112357; P910021; spin.ptd page 6 535255 V. Description of the invention (4) " 一 "-contact the solid 202a and chrome out the surface of the substrate 200. Subsequently, the photoresist pattern sound 20 6 is removed. … Next, please refer to FIG. 2c. Similarly, a second dielectric layer 2 having a thickness of about 80 0 to 1 500 angstroms is formed on the antireflection layer 204 and the surface of the contact window 202a by the conventional deposition technique. 〇8, for example, a silicon oxide layer or a tetraethyl silicate oxide (TEOS oxide) layer formed by a chemical vapor deposition (CVD) method. Finally, referring to FIG. 2d, the second dielectric layer 208 is anisotropically etched and the antireflection layer 204 is used as an etch stop layer for about 20 to 30 seconds to form a gap on the sidewall of the contact window 202a The contact window 208a of the wall 208b to obtain a macro (CD) smaller than the contact window 202a. In this embodiment, the remaining reaction gas used in the above-mentioned anisotropic remaining time includes: oxygen (0 2), fluorine $ reverse gas (C4F8), carbon oxide gas (CO) and as a carrier; argon of gas Gas (Ar). Among them, the flow rate of oxygen is in the range of 2 to 6 sCCffl, and the preferred flow rate is 4 sccm. The flow rate of the fluorocarbon gas is in the range of 4 to 8 sccm 'and the preferred flow rate is 6 seem. The flow rate of carbon oxide gas is 50 ~ 100 seem, and the flow rate of argon gas is 120 ~ 160 sccm. Moreover, the working pressure for this anisotropic money engraving is in the range of 80 ~ 100 mTorr, and the preferred working pressure is 90 mTorr. In addition, the south-frequency power (27 MHz) and low-frequency power (2 MHz) used in the anisotropic etching in this embodiment are in the range of 700 to 900 W and 100 to 300 W, respectively. When performing anisotropic etching under the conditions described above, since the dielectric anti-reflection layer used in the present invention can be used as a termination layer in the anisotropic money engraving process, during the formation of the gap wall, overetching the Reactive reflection layer
535255 五、發明說明(5) 而防止接觸窗頂部微距變大。相較於習知方法,可有效防 止金屬線產生不良電性接觸的問題而提高元件可靠度。 雖然本發明已以較佳實施例揭露如上,然其並非用以 限定本發明,任何熟習此項技藝者,在不脫離本發明之精 神和範圍内,當可作更動與潤飾,因此本發明之保護範圍 當視後附之申請專利範圍所界定者為準。535255 5. Description of the invention (5) Prevents the macro on the top of the contact window from becoming larger. Compared with the conventional method, it can effectively prevent the problem of bad electrical contact of the metal wire and improve the reliability of the component. Although the present invention has been disclosed as above with preferred embodiments, it is not intended to limit the present invention. Any person skilled in the art can make changes and retouching without departing from the spirit and scope of the present invention. The scope of protection shall be determined by the scope of the attached patent application.
0389-7478twf(n);IDF200112357;P910021;spin.ptd 第8頁 535255 圖式簡單說明 圖式之簡單說明: 為讓本發明之上述目的、特徵和優點能更明顯易懂, 下文特舉較佳實施例,並配合所附圖式,作詳細說明如 下: 第1 a到1 d圖係繪示出習知形成具間隙壁之接觸窗之剖 面示意圖。 第2a到2d圖係繪示出根據本發明實施例之形成具間隙 壁之接觸窗之剖面示意圖。 [符號說明] 100、20 0〜基底; 102、202〜第一介電層; 102a、106a、202a、208a〜接觸窗; 104、206〜光阻圖案層; 104a 、 206a〜開口; 106、208〜第二介電層; 106b、208b〜間隙壁; 2 0 4〜餘刻停止層。0389-7478twf (n); IDF200112357; P910021; spin.ptd Page 8 535255 Schematic illustration of the diagram: In order to make the above-mentioned objects, features, and advantages of the present invention more obvious and understandable, the following are particularly preferred The embodiments and the accompanying drawings are described in detail as follows: Figures 1 a to 1 d are schematic cross-sectional views of a conventional contact window with a gap wall. Figures 2a to 2d are schematic cross-sectional views showing a contact window with a gap wall formed according to an embodiment of the present invention. [Symbol description] 100, 200 ~ substrate; 102, 202 ~ first dielectric layer; 102a, 106a, 202a, 208a ~ contact window; 104, 206 ~ photoresist pattern layer; 104a, 206a ~ opening; 106, 208 ~ The second dielectric layer; 106b, 208b ~ the spacer; 204 ~ the remaining stop layer.
0389-7478twf(n);IDF200112357;P910021;spin.ptd 第9頁0389-7478twf (n); IDF200112357; P910021; spin.ptd Page 9
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91110549A TW535255B (en) | 2002-05-20 | 2002-05-20 | Method of preventing increase in top critical dimension of contact window with spacer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW91110549A TW535255B (en) | 2002-05-20 | 2002-05-20 | Method of preventing increase in top critical dimension of contact window with spacer |
Publications (1)
Publication Number | Publication Date |
---|---|
TW535255B true TW535255B (en) | 2003-06-01 |
Family
ID=29213316
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW91110549A TW535255B (en) | 2002-05-20 | 2002-05-20 | Method of preventing increase in top critical dimension of contact window with spacer |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW535255B (en) |
-
2002
- 2002-05-20 TW TW91110549A patent/TW535255B/en not_active IP Right Cessation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6800550B2 (en) | Method for forming t-shaped conductive wires of semiconductor device utilizing notching phenomenon | |
KR101691717B1 (en) | Etching method to form spacers having multiple film layers | |
US5827778A (en) | Method of manufacturing a semiconductor device using a silicon fluoride oxide film | |
TWI299190B (en) | Method of etching a trench in a silicon-containing dielectric material | |
JP2001526461A (en) | Method for etching silicon oxynitride and inorganic anti-reflective coating | |
JP2002510878A (en) | Method for etching a low-k dielectric | |
JP2002543586A (en) | Anti-reflective coatings and related methods | |
TW200828407A (en) | Method for fabricating a semiconductor device | |
TW594860B (en) | Method for manufacturing semiconductor device | |
WO2007116964A1 (en) | Semiconductor device and its manufacturing method, dry etching method, method for preparing wiring material, and etching apparatus | |
TW200302550A (en) | Method for forming multi-layer metal line of semiconductor device | |
KR100404479B1 (en) | Method for forming the dual damascene line | |
JP2002198362A (en) | Semiconductor manufacturing method including process forming contact holes by using ch2f2 gas | |
TW535255B (en) | Method of preventing increase in top critical dimension of contact window with spacer | |
US6423650B2 (en) | Ultra-thin resist coating quality by increasing surface roughness of the substrate | |
JPH10116904A (en) | Manufacture of semiconductor device | |
TW200524044A (en) | Method for forming a contact of a semiconductor device | |
JP2005005697A (en) | Manufacturing method of semiconductor device | |
KR100851922B1 (en) | Method for fabricating semiconductor device | |
JP2008124399A (en) | Manufacturing method of semiconductor device | |
KR100472035B1 (en) | Fabrication method of semiconductor device | |
US6743726B2 (en) | Method for etching a trench through an anti-reflective coating | |
JP2002329779A (en) | Semiconductor device and its fabrication method | |
KR100333543B1 (en) | Method for forming gate electrode of semiconductor device | |
KR100562312B1 (en) | Fabrication method of semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GD4A | Issue of patent certificate for granted invention patent | ||
MK4A | Expiration of patent term of an invention patent |