TW466410B - Cache device inside peripheral component interface chipset and data synchronous method to externals - Google Patents

Cache device inside peripheral component interface chipset and data synchronous method to externals Download PDF

Info

Publication number
TW466410B
TW466410B TW89111825A TW89111825A TW466410B TW 466410 B TW466410 B TW 466410B TW 89111825 A TW89111825 A TW 89111825A TW 89111825 A TW89111825 A TW 89111825A TW 466410 B TW466410 B TW 466410B
Authority
TW
Taiwan
Prior art keywords
data
component interface
peripheral component
externals
strings
Prior art date
Application number
TW89111825A
Inventor
Jau-Jiue Tsai
Chi-Je Tsai
Jen-Ping Yang
Original Assignee
Via Tech Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Tech Inc filed Critical Via Tech Inc
Priority to TW89111825A priority Critical patent/TW466410B/en
Priority claimed from US09/853,005 external-priority patent/US6836829B2/en
Application granted granted Critical
Publication of TW466410B publication Critical patent/TW466410B/en

Links

Abstract

Provided is a cache device inside peripheral component interface chipset and data synchronous method to externals for a computer system including data buffer and peripheral component interface controller. Data buffer is located within the control chipset to save data strings read from the memory for providing necessary data for peripheral device and keeping reserve data strings when data strings are effective. Peripheral component interface controller is also located within the control chipset for detecting if data strings within data buffer include necessary data for peripheral device, detecting if data strings are effective, getting data strings from the memory to be placed into data buffer, and controlling status transition of data buffer.
TW89111825A 2000-06-16 2000-06-16 Cache device inside peripheral component interface chipset and data synchronous method to externals TW466410B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW89111825A TW466410B (en) 2000-06-16 2000-06-16 Cache device inside peripheral component interface chipset and data synchronous method to externals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW89111825A TW466410B (en) 2000-06-16 2000-06-16 Cache device inside peripheral component interface chipset and data synchronous method to externals
US09/853,005 US6836829B2 (en) 1998-11-20 2001-05-09 Peripheral device interface chip cache and data synchronization method

Publications (1)

Publication Number Publication Date
TW466410B true TW466410B (en) 2001-12-01

Family

ID=21660117

Family Applications (1)

Application Number Title Priority Date Filing Date
TW89111825A TW466410B (en) 2000-06-16 2000-06-16 Cache device inside peripheral component interface chipset and data synchronous method to externals

Country Status (1)

Country Link
TW (1) TW466410B (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8539119B2 (en) 2004-11-24 2013-09-17 Qualcomm Incorporated Methods and apparatus for exchanging messages having a digital data interface device message format
US8606946B2 (en) 2003-11-12 2013-12-10 Qualcomm Incorporated Method, system and computer program for driving a data signal in data interface communication data link
US8611215B2 (en) 2005-11-23 2013-12-17 Qualcomm Incorporated Systems and methods for digital data transmission rate control
US8625625B2 (en) 2004-03-10 2014-01-07 Qualcomm Incorporated High data rate interface apparatus and method
US8630305B2 (en) 2004-06-04 2014-01-14 Qualcomm Incorporated High data rate interface apparatus and method
US8635358B2 (en) 2003-09-10 2014-01-21 Qualcomm Incorporated High data rate interface
US8645566B2 (en) 2004-03-24 2014-02-04 Qualcomm Incorporated High data rate interface apparatus and method
US8650304B2 (en) 2004-06-04 2014-02-11 Qualcomm Incorporated Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system
US8667363B2 (en) 2004-11-24 2014-03-04 Qualcomm Incorporated Systems and methods for implementing cyclic redundancy checks
US8670457B2 (en) 2003-12-08 2014-03-11 Qualcomm Incorporated High data rate interface with improved link synchronization
US8681817B2 (en) 2003-06-02 2014-03-25 Qualcomm Incorporated Generating and implementing a signal protocol and interface for higher data rates
US8687658B2 (en) 2003-11-25 2014-04-01 Qualcomm Incorporated High data rate interface with improved link synchronization
US8692839B2 (en) 2005-11-23 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8692838B2 (en) 2004-11-24 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8694663B2 (en) 2001-09-06 2014-04-08 Qualcomm Incorporated System for transferring digital data at a high rate between a host and a client over a communication path for presentation to a user
US8694652B2 (en) 2003-10-15 2014-04-08 Qualcomm Incorporated Method, system and computer program for adding a field to a client capability packet sent from a client to a host
US8705571B2 (en) 2003-08-13 2014-04-22 Qualcomm Incorporated Signal interface for higher data rates
US8705521B2 (en) 2004-03-17 2014-04-22 Qualcomm Incorporated High data rate interface apparatus and method
US8723705B2 (en) 2004-11-24 2014-05-13 Qualcomm Incorporated Low output skew double data rate serial encoder
US8730069B2 (en) 2005-11-23 2014-05-20 Qualcomm Incorporated Double data rate serial encoder
US8745251B2 (en) 2000-12-15 2014-06-03 Qualcomm Incorporated Power reduction system for an apparatus for high data rate signal transfer using a communication protocol
US8756294B2 (en) 2003-10-29 2014-06-17 Qualcomm Incorporated High data rate interface
US8873584B2 (en) 2004-11-24 2014-10-28 Qualcomm Incorporated Digital data interface device

Cited By (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8745251B2 (en) 2000-12-15 2014-06-03 Qualcomm Incorporated Power reduction system for an apparatus for high data rate signal transfer using a communication protocol
US8694663B2 (en) 2001-09-06 2014-04-08 Qualcomm Incorporated System for transferring digital data at a high rate between a host and a client over a communication path for presentation to a user
US8812706B1 (en) 2001-09-06 2014-08-19 Qualcomm Incorporated Method and apparatus for compensating for mismatched delays in signals of a mobile display interface (MDDI) system
US8681817B2 (en) 2003-06-02 2014-03-25 Qualcomm Incorporated Generating and implementing a signal protocol and interface for higher data rates
US8705579B2 (en) 2003-06-02 2014-04-22 Qualcomm Incorporated Generating and implementing a signal protocol and interface for higher data rates
US8700744B2 (en) 2003-06-02 2014-04-15 Qualcomm Incorporated Generating and implementing a signal protocol and interface for higher data rates
US8705571B2 (en) 2003-08-13 2014-04-22 Qualcomm Incorporated Signal interface for higher data rates
US8719334B2 (en) 2003-09-10 2014-05-06 Qualcomm Incorporated High data rate interface
US8635358B2 (en) 2003-09-10 2014-01-21 Qualcomm Incorporated High data rate interface
US8694652B2 (en) 2003-10-15 2014-04-08 Qualcomm Incorporated Method, system and computer program for adding a field to a client capability packet sent from a client to a host
US8756294B2 (en) 2003-10-29 2014-06-17 Qualcomm Incorporated High data rate interface
US8606946B2 (en) 2003-11-12 2013-12-10 Qualcomm Incorporated Method, system and computer program for driving a data signal in data interface communication data link
US8687658B2 (en) 2003-11-25 2014-04-01 Qualcomm Incorporated High data rate interface with improved link synchronization
US8670457B2 (en) 2003-12-08 2014-03-11 Qualcomm Incorporated High data rate interface with improved link synchronization
US8669988B2 (en) 2004-03-10 2014-03-11 Qualcomm Incorporated High data rate interface apparatus and method
US8730913B2 (en) 2004-03-10 2014-05-20 Qualcomm Incorporated High data rate interface apparatus and method
US8625625B2 (en) 2004-03-10 2014-01-07 Qualcomm Incorporated High data rate interface apparatus and method
US8705521B2 (en) 2004-03-17 2014-04-22 Qualcomm Incorporated High data rate interface apparatus and method
US8645566B2 (en) 2004-03-24 2014-02-04 Qualcomm Incorporated High data rate interface apparatus and method
US8650304B2 (en) 2004-06-04 2014-02-11 Qualcomm Incorporated Determining a pre skew and post skew calibration data rate in a mobile display digital interface (MDDI) communication system
US8630305B2 (en) 2004-06-04 2014-01-14 Qualcomm Incorporated High data rate interface apparatus and method
US8539119B2 (en) 2004-11-24 2013-09-17 Qualcomm Incorporated Methods and apparatus for exchanging messages having a digital data interface device message format
US8699330B2 (en) 2004-11-24 2014-04-15 Qualcomm Incorporated Systems and methods for digital data transmission rate control
US8723705B2 (en) 2004-11-24 2014-05-13 Qualcomm Incorporated Low output skew double data rate serial encoder
US8692838B2 (en) 2004-11-24 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8667363B2 (en) 2004-11-24 2014-03-04 Qualcomm Incorporated Systems and methods for implementing cyclic redundancy checks
US8873584B2 (en) 2004-11-24 2014-10-28 Qualcomm Incorporated Digital data interface device
US8730069B2 (en) 2005-11-23 2014-05-20 Qualcomm Incorporated Double data rate serial encoder
US8692839B2 (en) 2005-11-23 2014-04-08 Qualcomm Incorporated Methods and systems for updating a buffer
US8611215B2 (en) 2005-11-23 2013-12-17 Qualcomm Incorporated Systems and methods for digital data transmission rate control

Similar Documents

Publication Publication Date Title
EP1369767B1 (en) Method and apparatus for adaptive power management of memory
EP0579369B1 (en) Central processing unit with reduced power consumption
EP0693723B1 (en) Power management in a computer system
JP3701910B2 (en) The transition to a sleep state
DK1177480T3 (en) Remote access to data and system management
TW508791B (en) Semiconductor memory
JP5235870B2 (en) Multiprocessor control device, control method thereof, and integrated circuit
DE69907751D1 (en) Improvement in main computer access to edge control
DE60127068D1 (en) Game system and computer readable recording medium with game system control program
DE60031371D1 (en) Method for performance level control of a display device and device therefor
US6601178B1 (en) System power management partitioned across a serial bus
TW505870B (en) File system management embedded in a storage device
GB2397904B (en) Control of access to data content for read and/or write operations
TW452697B (en) Computer system controlling memory clock signal and method for controlling the same
TW227053B (en) Power management system for a computer
JPH01128266A (en) Method for controlling drive device for writable disk
DE60231744D1 (en) Method and device for re-opening event data connected to one activity
AU7593600A (en) Method and system for dynamically selecting tape drives to connect with host computers
TW374870B (en) UPS method of suspending, resuming and turning on computers
DE69935234D1 (en) System for remote access to personal computer
SG143022A1 (en) Computer system control via interface surface and sensor with identifier
TW509923B (en) Opcode-driven buffer manager for use in data storage devices
TW556075B (en) Method and system for controlling data in a computer system
EP0679983A3 (en) Expansion device with suspend/resume function
CA2374630A1 (en) Computer system control via interface surface

Legal Events

Date Code Title Description
GD4A Issue of patent certificate for granted invention patent