TW294836B - - Google Patents

Download PDF

Info

Publication number
TW294836B
TW294836B TW083102005A TW83102005A TW294836B TW 294836 B TW294836 B TW 294836B TW 083102005 A TW083102005 A TW 083102005A TW 83102005 A TW83102005 A TW 83102005A TW 294836 B TW294836 B TW 294836B
Authority
TW
Taiwan
Prior art keywords
patent application
combination
item
electronic device
circuit board
Prior art date
Application number
TW083102005A
Other languages
English (en)
Chinese (zh)
Original Assignee
At & T Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by At & T Corp filed Critical At & T Corp
Application granted granted Critical
Publication of TW294836B publication Critical patent/TW294836B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/83385—Shape, e.g. interlocking features
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16151—Cap comprising an aperture, e.g. for pressure control, encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
TW083102005A 1993-12-16 1994-03-08 TW294836B (cs)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US16854393A 1993-12-16 1993-12-16

Publications (1)

Publication Number Publication Date
TW294836B true TW294836B (cs) 1997-01-01

Family

ID=51565247

Family Applications (1)

Application Number Title Priority Date Filing Date
TW083102005A TW294836B (cs) 1993-12-16 1994-03-08

Country Status (1)

Country Link
TW (1) TW294836B (cs)

Similar Documents

Publication Publication Date Title
JP3168253B2 (ja) プラスチック枠部材で囲んだ柔軟性材料で電子デバイスを封入したパッケージ
TW512498B (en) Semiconductor device, method of manufacture thereof, circuit board, and electronic device
US5347159A (en) Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate
US7427810B2 (en) Semiconductor device including semiconductor element mounted on another semiconductor element
US5473512A (en) Electronic device package having electronic device boonded, at a localized region thereof, to circuit board
US5258330A (en) Semiconductor chip assemblies with fan-in leads
US6603209B1 (en) Compliant integrated circuit package
US5685885A (en) Wafer-scale techniques for fabrication of semiconductor chip assemblies
US5852326A (en) Face-up semiconductor chip assembly
US7198969B1 (en) Semiconductor chip assemblies, methods of making same and components for same
US6020219A (en) Method of packaging fragile devices with a gel medium confined by a rim member
JPH06510396A (ja) 集積回路チップ・キャリア
CN108766940A (zh) 用于3d封装的应力补偿层
US9258890B2 (en) Support structure for stacked integrated circuit dies
CN101611481A (zh) 半导体封装
TWI229394B (en) Ball grid array semiconductor package with resin coated metal core
US20010030370A1 (en) Microelectronic assembly having encapsulated wire bonding leads
TW294836B (cs)
JPH09232348A (ja) もろい素子のパッケージ方法
CN101866889A (zh) 无基板芯片封装及其制造方法
KR960000221B1 (ko) 반도체 패키지
JP3457547B2 (ja) 半導体装置およびその製造方法ならびにフィルムキャリア
KR100473015B1 (ko) 전자장치패키지
JP3908689B2 (ja) 半導体装置
JP4451874B2 (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent