TW201513196A - Method for producing semiconductor package - Google Patents

Method for producing semiconductor package Download PDF

Info

Publication number
TW201513196A
TW201513196A TW103125708A TW103125708A TW201513196A TW 201513196 A TW201513196 A TW 201513196A TW 103125708 A TW103125708 A TW 103125708A TW 103125708 A TW103125708 A TW 103125708A TW 201513196 A TW201513196 A TW 201513196A
Authority
TW
Taiwan
Prior art keywords
semiconductor wafer
resin sheet
sealing resin
sealing
heat
Prior art date
Application number
TW103125708A
Other languages
Chinese (zh)
Inventor
Kosuke Morita
Tsuyoshi Ishizaka
Eiji Toyoda
Goji Shiga
Chie Iino
Original Assignee
Nitto Denko Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nitto Denko Corp filed Critical Nitto Denko Corp
Publication of TW201513196A publication Critical patent/TW201513196A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/561Batch processing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568Temporary substrate used as encapsulation process aid
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/96Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657Stacked arrangements of devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836Wafer tapes, e.g. grinding or dicing support tapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68318Auxiliary support including means facilitating the separation of a device or wafer from the auxiliary support
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171Disposition
    • H01L2224/1718Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/17181On opposite sides of the body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/19Manufacturing methods of high density interconnect preforms
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/81001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/81005Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83001Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus
    • H01L2224/83005Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector involving a temporary auxiliary member not forming part of the bonding apparatus being a temporary or sacrificial substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/94Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06513Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06541Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06568Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18161Exposing the passive side of the semiconductor or solid-state body of a flip chip
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape
    • H01L2924/1816Exposing the passive side of the semiconductor or solid-state body
    • H01L2924/18162Exposing the passive side of the semiconductor or solid-state body of a chip with build-up interconnect
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress
    • H01L2924/3511Warping

Abstract

Provided is a method for producing a semiconductor package which makes it possible to suppress the occurrence of warping after grinding a sealed article obtained using a sealing resin sheet. The present invention is a method for producing a semiconductor package including a sealed-body formation step for forming a sealed body obtained by burying one or more semiconductor chips in a sealing resin sheet, and a grinding step for forming a grinded body by grinding the sealing resin sheet of the sealed body so as to expose the surface of the semiconductor chip opposite the active surface thereof, wherein the minimum height difference between the exposed surface of the semiconductor chip and the surface of the sealing resin sheet of the grinded body is 10[mu]m or more.

Description

半導體封裝件之製造方法 Semiconductor package manufacturing method 技術領域 Technical field

本發明係有關於一種半導體封裝件之製造方法。 The present invention relates to a method of fabricating a semiconductor package.

背景技術 Background technique

近年來,電子機器之小型化、輕量化、高機能化之要求提高,因此亦對構成電子機器之封裝件尋求小型化、薄型化、高密度安裝。 In recent years, the demand for miniaturization, weight reduction, and high performance of electronic devices has increased. Therefore, it has been demanded to reduce the size, thickness, and density of packages constituting electronic devices.

半導體封裝件之製作係,代表地,採用藉由密封樹脂密封已固定在基板及暫時定位材等上之電子零件,且依需要切割密封物使其成為電子零件單位之封裝件的步驟。在如此之過程中,為回應上述要求,有人提出在樹脂密封後研磨密封物而尋求薄型化之技術(例如,專利文獻1、2等)。在倒裝晶片BGA(Ball Grid Array:球格柵陣列)、倒裝晶片SiP(System in Package:系統級封裝件)、扇入型晶圓級封裝件、扇出型晶圓級封裝件等之薄型半導體封裝件的製造步驟中,藉如此之研磨之薄型化亦為重要之要素。 In the production system of a semiconductor package, a step of sealing an electronic component fixed to a substrate, a temporary positioning material, or the like by a sealing resin and cutting the sealing material as necessary into a package of an electronic component unit is used. In such a process, in response to the above-mentioned request, a technique of polishing a seal after resin sealing and seeking to reduce the thickness has been proposed (for example, Patent Documents 1, 2, etc.). In flip chip BGA (Ball Grid Array), flip chip SiP (System in Package), fan-in wafer level package, fan-out wafer level package, etc. In the manufacturing steps of the thin semiconductor package, the thinning of such polishing is also an important factor.

先前技術文獻 Prior technical literature 專利文獻 Patent literature

專利文獻1:日本專利第3420748號公報 Patent Document 1: Japanese Patent No. 3420748

專利文獻2:日本專利第3666576號公報 Patent Document 2: Japanese Patent No. 3666576

發明概要 Summary of invention

但是,在研磨後之密封物中會有產生翹曲之情形,在產生翹曲之狀態下製作半導體封裝件時,產率會降低,或製得之半導體封裝件之信賴性會降低。在上述專利文獻1及2之技術中未認知到該缺點,因此希望解決它。 However, there is a case where warpage occurs in the sealed seal, and when the semiconductor package is produced in a state where warpage occurs, the yield is lowered, or the reliability of the obtained semiconductor package is lowered. This disadvantage is not recognized in the techniques of Patent Documents 1 and 2 described above, and therefore it is desired to solve it.

本發明之目的係在於提供一種半導體封裝件之製造方法,其可抑制在將已利用密封樹脂片之密封物進行研磨後之翹曲產生。 An object of the present invention is to provide a method of manufacturing a semiconductor package which can suppress warpage after polishing a sealing material using a sealing resin sheet.

本發明人專心檢討,結果得知,在樹脂密封半導體晶片之密封體中,密封樹脂片熱硬化時之收縮力殘存,且該收縮力亦繼續地加載於研磨後之研磨體,說不定就是因此而產生研磨體之翹曲。依據該知識,本發明人進一步主動檢討,結果發現藉由以下構造可解決上述課題,而完成本發明。 As a result of intensive review, the present inventors have found that in the sealing body of the resin-sealed semiconductor wafer, the shrinkage force at the time of thermosetting of the sealing resin sheet remains, and the shrinking force is continuously applied to the polished body after grinding, which may be The warpage of the abrasive body is generated. Based on this knowledge, the present inventors further conducted an active review, and as a result, found that the above problems can be solved by the following configuration, and the present invention has been completed.

即,本發明係一種半導體封裝件之製造方法,包含:密封體形成步驟,係形成一或多數半導體晶片已埋入密封樹脂片之密封體;及研磨步驟,係研磨前述密封體之前述密封樹脂片使與 前述半導體晶片之活性面相反之側的表面露出而形成研磨體,前述研磨體中前述密封樹脂片之表面與前述半導體晶片之露出面的最小高低差係10μm以上。 That is, the present invention is a method of manufacturing a semiconductor package, comprising: a sealing body forming step of forming a sealing body in which one or more semiconductor wafers are embedded in a sealing resin sheet; and a grinding step of grinding the sealing resin of the sealing body Slice The surface on the side opposite to the active surface of the semiconductor wafer is exposed to form a polishing body, and the minimum height difference between the surface of the sealing resin sheet and the exposed surface of the semiconductor wafer in the polishing body is 10 μm or more.

在該製造方法中,研磨體中密封樹脂片之表面與半導體晶片之露出面的最小高低差為10μm以上,呈相對於半導體晶片密封樹脂片經較深地研磨之狀態。因此,可縮小研磨體中密封樹脂片之收縮力作用之區域,且可減少加載於研磨體整體上之收縮力而抑制研磨體之翹曲。上述最小高低差小於10μm時,在研磨體中收縮力作用之區域之縮小化不足,有會產生研磨體之翹曲之情形。 In the production method, the minimum height difference between the surface of the sealing resin sheet and the exposed surface of the semiconductor wafer in the polishing body is 10 μm or more, and the resin sheet is relatively polished with respect to the semiconductor wafer sealing resin sheet. Therefore, the area where the contracting force of the sealing resin sheet in the polishing body acts can be reduced, and the contraction force applied to the entire polishing body can be reduced to suppress the warpage of the polishing body. When the minimum height difference is less than 10 μm, the shrinkage of the region where the contraction force acts in the polishing body is insufficient, and the warpage of the polishing body may occur.

在150℃下實施1小時熱硬化處理後之前述密封樹脂片在25℃下之肖氏D硬度宜為20以上且60以下。又,在150℃下實施1小時熱硬化處理後之前述密封樹脂片在25℃下之儲存彈性模數宜為0.1GPa以上且3GPa以下。依據本發明人之檢討,研磨體之研磨面段差之其中一主因推測為密封體中密封樹脂片(熱硬化處理後)之硬度與半導體晶片之硬度的差(以下,簡稱為「硬度差」)。即,推測硬度差大時段差亦變大,硬度差小時段差亦變小之相關關係成立。在該製造方法中,藉由令上述肖氏D硬度或上述儲存彈性模數在上述範圍內,可增大硬度差而增大研磨體之研磨面中上述最初高低差,結果,可有效率地抑制研磨體翹曲之產生。 The sealing resin sheet after heat-hardening treatment at 150 ° C for 1 hour preferably has a Shore D hardness at 25 ° C of 20 or more and 60 or less. Moreover, the storage elastic modulus of the sealing resin sheet after the heat curing treatment at 150 ° C for 1 hour at 25 ° C is preferably 0.1 GPa or more and 3 GPa or less. According to the review by the present inventors, one of the main causes of the difference in the polishing surface of the polishing body is presumed to be the difference between the hardness of the sealing resin sheet (after the thermosetting treatment) and the hardness of the semiconductor wafer in the sealing body (hereinafter, simply referred to as "hardness difference"). . That is, it is estimated that the difference in hardness is large as the time difference is large, and the correlation between the hardness difference and the small difference is also small. In the manufacturing method, by setting the Shore D hardness or the storage elastic modulus within the above range, the hardness difference can be increased to increase the initial height difference in the polishing surface of the polishing body, and as a result, the result can be efficiently The generation of warpage of the abrasive body is suppressed.

在前述密封體形成步驟中,可將已倒裝晶片連 接至半導體晶圓之前述半導體晶片埋入前述密封樹脂片來形成前述密封體,或者,亦可將已固定至暫時固定材之前述半導體晶片埋入前述密封樹脂片來形成前述密封體。前者適合使半導體晶片排列在晶圓上而製作半導體裝置之晶圓載晶片之程序,後者適合扇出型晶圓級封裝件之程序。無論在哪一形態中形成密封體,皆可抑制研磨體之翹曲,且可使半導體封裝件製作程序變化性增加。 In the foregoing sealing body forming step, the flip chip connection can be The semiconductor wafer to be connected to the semiconductor wafer may be embedded in the sealing resin sheet to form the sealing body, or the semiconductor wafer fixed to the temporary fixing material may be embedded in the sealing resin sheet to form the sealing body. The former is suitable for the process of arranging a semiconductor wafer on a wafer to fabricate a wafer-on-a-chip of a semiconductor device, and the latter is suitable for a fan-out wafer level package. Regardless of the form in which the sealing body is formed, the warpage of the polishing body can be suppressed, and the variability in the manufacturing process of the semiconductor package can be increased.

該製造方法亦可更包含一背面研磨步驟,係於前述研磨步驟後,研磨前述研磨體之前述半導體晶片之活性面側表面。 The manufacturing method may further include a back grinding step of polishing the active surface side surface of the semiconductor wafer of the polishing body after the polishing step.

該製造方法亦可更包含一再配線形成步驟,係於前述研磨步驟後或前述背面研磨步驟後,在前述研磨體之前述半導體晶片之活性面側表面形成再配線。 The manufacturing method may further include a rewiring forming step of forming a rewiring on the active surface side surface of the semiconductor wafer of the polishing body after the polishing step or after the back grinding step.

該製造方法中,使用多數前述半導體晶片,且亦可更包含一切割步驟,係於前述再配線形成步驟後,以目的之半導體晶片單位切割前述研磨體。 In the manufacturing method, a plurality of the semiconductor wafers are used, and a dicing step may be further included. After the rewiring forming step, the polishing body is cut in units of a desired semiconductor wafer.

2‧‧‧暫時固定材 2‧‧‧ Temporary fixtures

2a‧‧‧熱膨脹性黏著劑層 2a‧‧‧Hot-expandable adhesive layer

2b,11a‧‧‧支持體 2b, 11a‧‧‧Support

11,21‧‧‧密封樹脂片 11,21‧‧‧ sealing resin sheet

11S,21S‧‧‧密封樹脂片之表面 11S, 21S‧‧‧ Surface of sealing resin sheet

12a‧‧‧貫通電極 12a‧‧‧through electrode

12A,12B‧‧‧半導體晶圓 12A, 12B‧‧‧ semiconductor wafer

13,23‧‧‧半導體晶片 13,23‧‧‧Semiconductor wafer

13a‧‧‧突起電極 13a‧‧‧protruding electrode

13S,23S‧‧‧露出面 13S, 23S‧‧‧ exposed face

14‧‧‧底部填充材 14‧‧‧Bottom filler

15,25‧‧‧密封體 15,25‧‧‧ Sealing body

16,26‧‧‧研磨體 16,26‧‧‧Abras

16A,16B,16C‧‧‧研磨體 16A, 16B, 16C‧‧‧ grinding body

17,27‧‧‧凸塊 17,27‧‧‧Bumps

18,28‧‧‧半導體封裝件 18,28‧‧‧ semiconductor package

19,29‧‧‧再配線 19,29‧‧‧Rewiring

A,A1,A2‧‧‧活性面 A, A1, A2‧‧‧ active surface

B1,B2‧‧‧面 B1, B2‧‧‧

G1,G2‧‧‧研磨面 G1, G2‧‧‧ grinding surface

圖式之簡單說明 Simple description of the schema

圖1A係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 1A is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention.

圖1B係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 1B is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention.

圖1C係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 1C is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention.

圖1D係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 1D is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention.

圖1E係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 1E is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention.

圖1F係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 1F is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention.

圖1G係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 1G is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention.

圖2係示意地顯示本發明一實施形態之密封樹脂片的截面圖。 Fig. 2 is a cross-sectional view schematically showing a sealing resin sheet according to an embodiment of the present invention.

圖3A係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 3A is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention.

圖3B係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 3B is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention.

圖3C係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 3C is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention.

圖3D係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 3D is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention.

圖3E係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 3E is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention.

圖3F係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 3F is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention.

圖3G係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。 Fig. 3G is a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention.

圖4係示意地顯示測量研磨體之研磨面之最小高低差之步驟的平面圖。 Figure 4 is a plan view schematically showing the steps of measuring the minimum height difference of the abrasive surface of the abrasive body.

用以實施發明之形態 Form for implementing the invention

以下一面參照圖式一面說明本發明之半導體封裝件之製造方法的實施形態。但是,圖之一部份或全部中,省略不需要說明之部份,且為容易說明,有放大或縮小等來圖示之部份。顯示上下等之位置關係之用語只是為容易說明而使用,完全沒有限定本發明之構造之意圖。 Embodiments of a method of manufacturing a semiconductor package of the present invention will be described below with reference to the drawings. However, in some or all of the drawings, the parts that are not required to be described are omitted, and for the sake of easy explanation, there are enlarged or reduced portions to be illustrated. The terms showing the positional relationship of the top and bottom are used for ease of explanation, and the intention of the structure of the present invention is not limited at all.

<第1實施形態> <First embodiment>

[半導體封裝件之製造方法] [Manufacturing Method of Semiconductor Package]

一面參照圖1A至圖1G一面說明使用密封樹脂片之本實施形態之半導體封裝件之製造方法。圖1A至圖1G分別係示意地顯示本發明一實施形態之半導體封裝件之製造方法之一步驟的截面圖。在第1實施形態中,藉由密封樹脂片來樹脂密封已搭載於半導體晶圓上之半導體晶片而製作半導體封裝件。第1實施形態之半導體封裝件之製造方法適合晶圓載晶片(COW)程序。 A method of manufacturing the semiconductor package of the present embodiment using a sealing resin sheet will be described with reference to Figs. 1A to 1G. 1A to 1G are each a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to an embodiment of the present invention. In the first embodiment, a semiconductor package mounted on a semiconductor wafer is resin-sealed by sealing a resin sheet to form a semiconductor package. The method of manufacturing a semiconductor package of the first embodiment is suitable for a wafer-on-chip (COW) program.

(晶片搭載晶圓準備步驟) (wafer-mounted wafer preparation step)

在晶片搭載晶圓準備步驟中,準備已將多數半導體晶片13倒裝晶片連接之半導體晶圓12A(參照圖1A)。藉由習知方法切割已形成預定電路之半導體晶圓而單片化,可形成半導體晶片13。為搭載半導體晶片13於半導體晶圓12A上,可使用倒裝晶片接合機等習知裝置。在本實施形態中,採 用半導體晶片13之形成有突起電極13a的活性面A1與半導體晶圓12A對向之倒裝晶片連接。透過已形成於半導體晶片13之凸塊等之突起電極13a、及設於半導體晶圓12A之貫通電極12a,電性地連接半導體晶片13及半導體晶圓12A。貫通電極12a可合適地使用TSV(Through Silicon Via:矽穿孔)形式之電極。 In the wafer-mounted wafer preparation step, a semiconductor wafer 12A in which a plurality of semiconductor wafers 13 are flip-chip bonded is prepared (see FIG. 1A). The semiconductor wafer 13 can be formed by dicing a semiconductor wafer on which a predetermined circuit has been formed by a conventional method. In order to mount the semiconductor wafer 13 on the semiconductor wafer 12A, a conventional device such as a flip chip bonding machine can be used. In this embodiment, The active surface A1 of the semiconductor wafer 13 on which the bump electrodes 13a are formed is flip-chip bonded to the semiconductor wafer 12A. The semiconductor wafer 13 and the semiconductor wafer 12A are electrically connected to each other through the bump electrode 13a formed on the bump of the semiconductor wafer 13 or the through electrode 12a provided in the semiconductor wafer 12A. As the through electrode 12a, an electrode in the form of TSV (Through Silicon Via) can be suitably used.

又,在半導體晶片13及半導體晶圓12A之間填充有底部填充材14,該底部填充材14係用以緩和兩者之熱膨脹係數之差,特別是用以防止產生連接部份之裂縫等。底部填充材14可使用習知者。底部填充材14之配置可在半導體晶片13搭載於半導體晶圓12A後,藉由使液狀之底部填充材14注入兩者間進行,亦可在準備具有片狀之底部填充材14之半導體晶片13或半導體晶圓12A後,藉由連接半導體晶片13及半導體晶圓12A進行。 Further, an underfill material 14 is interposed between the semiconductor wafer 13 and the semiconductor wafer 12A, and the underfill material 14 serves to alleviate the difference in thermal expansion coefficients of the two, in particular, to prevent cracks in the connection portion from occurring. The underfill 14 can be used by conventional practitioners. The bottom filler 14 can be disposed after the semiconductor wafer 13 is mounted on the semiconductor wafer 12A, and the liquid underfill 14 is injected therebetween, and the semiconductor wafer having the sheet-shaped underfill 14 can also be prepared. After the semiconductor wafer 12A or 13A, the semiconductor wafer 13 and the semiconductor wafer 12A are connected.

(密封步驟) (sealing step)

在密封步驟中,將密封樹脂片11積層在半導體晶圓12A上以埋入半導體晶片13,且藉上述密封樹脂片樹脂密封半導體晶片13(參照圖1B)。該密封樹脂片11具有作為用以保護半導體晶片13及其附帶要素不受外部環境影響之機能。 In the sealing step, the sealing resin sheet 11 is laminated on the semiconductor wafer 12A to embed the semiconductor wafer 13, and the semiconductor wafer 13 is sealed by the above-mentioned sealing resin sheet resin (refer to FIG. 1B). The sealing resin sheet 11 has a function as a function of protecting the semiconductor wafer 13 and its accompanying elements from the external environment.

密封樹脂片11之積層方法沒有特別限制,可舉例如擠出成形用以形成密封樹脂片之樹脂組成物之熔融混合物,將擠出成形物載置在半導體晶圓12A上且壓製,藉此成批地進行密封樹脂片11之形成的方法,及在離型處理 片上塗布用以密封樹脂片11之樹脂組成物,乾燥塗布膜而形成密封樹脂片11後,將該密封樹脂片11轉印在半導體晶圓12A上的方法等。 The method of laminating the sealing resin sheet 11 is not particularly limited, and for example, a molten mixture of a resin composition for forming a sealing resin sheet is extrusion-molded, and the extruded product is placed on the semiconductor wafer 12A and pressed. a method of forming a sealing resin sheet 11 in batches, and in a release treatment The resin composition for sealing the resin sheet 11 is applied on the sheet, and the method of drying the coating film to form the sealing resin sheet 11 and then transferring the sealing resin sheet 11 onto the semiconductor wafer 12A is applied.

在本實施形態中,藉由採用上述密封樹脂片11,於半導體晶片13之被覆方面,只需藉由黏貼在半導體晶圓12A上即可埋入半導體晶片13,使半導體封裝件之生產效率提高。此時,藉由熱壓及積層等習知方法可將密封樹脂片11積層在半導體晶圓12A上。作為熱壓條件,溫度係,例如,40至120℃,且宜為50至100℃,壓力係,例如,50至2500kPa,且宜為100至2000kPa,時間係,例如,0.3至10分鐘,且宜為0.5至5分鐘。又,考慮提高密封樹脂片11對半導體晶片13及半導體晶圓12A之密接性及追隨性時,宜在減壓條件下(例如10至2000Pa),進行壓製。 In the present embodiment, by using the sealing resin sheet 11, it is possible to embed the semiconductor wafer 13 by adhering to the semiconductor wafer 12A by coating the semiconductor wafer 13, thereby improving the production efficiency of the semiconductor package. . At this time, the sealing resin sheet 11 can be laminated on the semiconductor wafer 12A by a conventional method such as hot pressing and lamination. As a hot pressing condition, the temperature system is, for example, 40 to 120 ° C, and preferably 50 to 100 ° C, a pressure system, for example, 50 to 2500 kPa, and preferably 100 to 2000 kPa, time, for example, 0.3 to 10 minutes, and It should be 0.5 to 5 minutes. When it is considered to improve the adhesion and followability of the sealing resin sheet 11 to the semiconductor wafer 13 and the semiconductor wafer 12A, it is preferable to carry out pressing under reduced pressure conditions (for example, 10 to 2000 Pa).

(密封體形成步驟) (sealing body forming step)

在密封體形成步驟中,將上述密封樹脂片熱硬化處理後,形成半導體晶片13已埋入密封樹脂片11之密封體15(參照圖1B)。密封樹脂片之熱硬化處理條件係加熱溫度宜為100℃至200℃,而以120℃至180℃更佳,加熱時間宜為10分至180分之間,而以30分至120分之間更佳,亦可依需要加壓。加壓時,宜可採用0.1MPa至10MPa,而以0.5MPa至5MPa更佳。 In the sealing body forming step, after the sealing resin sheet is thermally cured, the sealing body 15 in which the semiconductor wafer 13 is embedded in the sealing resin sheet 11 is formed (see FIG. 1B). The heat hardening treatment condition of the sealing resin sheet is preferably a heating temperature of 100 ° C to 200 ° C, and more preferably 120 ° C to 180 ° C, and the heating time is preferably between 10 minutes and 180 minutes, and between 30 minutes and 120 minutes. Better, it can also be pressurized as needed. When pressurizing, it is preferred to use 0.1 MPa to 10 MPa, and more preferably 0.5 MPa to 5 MPa.

(研磨步驟) (grinding step)

在研磨步驟中,研磨密封體15之密封樹脂片11使與半導體晶片13之活性面A之露出面13S相反之側的表面露出 而形成研磨體16A(參照圖1C)。研磨時,可如圖1C所示地與密封樹脂片11一起研磨半導體晶片13,亦可只研磨密封樹脂片11。研磨使用習知研磨裝置進行即可。可合適地採用一面使鑽石車刀等之研磨車刀旋轉,一面將密封體15送至其上且研磨密封體表面而形成研磨體16A的步驟。 In the polishing step, the sealing resin sheet 11 of the polishing sealing body 15 is exposed to the surface on the side opposite to the exposed surface 13S of the active surface A of the semiconductor wafer 13. The polishing body 16A is formed (see FIG. 1C). At the time of polishing, the semiconductor wafer 13 may be polished together with the sealing resin sheet 11 as shown in Fig. 1C, or only the sealing resin sheet 11 may be polished. Grinding can be carried out using a conventional polishing apparatus. A step of forming the polishing body 16A by rotating the polishing tool such as a diamond turning tool to the surface of the sealing body by polishing the sealing body 15 can be suitably employed.

研磨體16A中密封樹脂片之表面11S與半導體晶片之露出面13S的最小高低差係10μm以上,且宜為20μm以上。藉由令研磨面G1之最小高低差在上述範圍內,可縮小研磨體16A、16B及16C(參照圖1C至圖1F)中密封樹脂片11之收縮力作用的區域,且可抑制該研磨體之翹曲。又,上述最小高低差之上限由研磨體之機械強度之觀點來看宜為50μm以下,而以40μm以下更佳。 The minimum height difference between the surface 11S of the sealing resin sheet and the exposed surface 13S of the semiconductor wafer in the polishing body 16A is 10 μm or more, and preferably 20 μm or more. By setting the minimum height difference of the polishing surface G1 within the above range, the region where the contracting force of the sealing resin sheet 11 in the polishing bodies 16A, 16B, and 16C (refer to FIGS. 1C to 1F) acts can be reduced, and the polishing body can be suppressed. Warp. Further, the upper limit of the minimum height difference is preferably 50 μm or less from the viewpoint of the mechanical strength of the polishing body, and more preferably 40 μm or less.

(背面研磨步驟) (back grinding step)

在背面研磨步驟中,研磨與研磨體16A之研磨面G1相反側之面(即,背面B1)(參照圖1D)。藉此,可研磨半導體晶圓12A之露出面,製得薄型化之半導體晶圓12B。研磨後之半導體晶圓12B之厚度可依目的之封裝件之規格變更,例如,宜為25至200μm,而以50至100μm更佳。研磨使用習知研磨裝置進行即可。研磨體16A之固定可使用習知背面研磨用膠帶。 In the back grinding step, the surface opposite to the polishing surface G1 of the polishing body 16A (that is, the back surface B1) is polished (see FIG. 1D). Thereby, the exposed surface of the semiconductor wafer 12A can be polished to obtain a thinned semiconductor wafer 12B. The thickness of the ground semiconductor wafer 12B may vary depending on the specifications of the package of the object, and is, for example, preferably 25 to 200 μm, and more preferably 50 to 100 μm. Grinding can be carried out using a conventional polishing apparatus. For the fixing of the polishing body 16A, a conventional back grinding tape can be used.

又,使用具有希望厚度之薄型半導體晶圓12A作為晶片搭載用之晶圓時,可省略該背面研磨步驟。此時,亦可使用以補強半導體晶圓12A之支持材黏貼在半導體晶圓12A上後進行各步驟。研磨體16B由於上述最小高低差 為10μm以上而減少加載在研磨體16B上之收縮力,故即使在剝離支持材後亦可抑制研磨體之翹曲。 Further, when a thin semiconductor wafer 12A having a desired thickness is used as a wafer for wafer mounting, the back grinding step can be omitted. At this time, each step may be performed after the support material of the reinforcing semiconductor wafer 12A is pasted on the semiconductor wafer 12A. The grinding body 16B is due to the above minimum height difference The shrinkage force applied to the polishing body 16B is reduced to 10 μm or more, so that the warpage of the polishing body can be suppressed even after the support member is peeled off.

(再配線形成步驟) (rewiring forming step)

在本實施形態中,宜更包含在研磨體16B之半導體晶片13之活性面A1側的面B1上形成再配線19的再配線形成步驟(參照圖1E)。在再配線形成步驟中,藉背面研磨形成薄型化半導體晶圓12B後,在研磨體16B上形成與半導體晶圓12B之貫通電極12a連接的再配線19。 In the present embodiment, it is preferable to further include a rewiring forming step of forming the rewiring 19 on the surface B1 on the active surface A1 side of the semiconductor wafer 13 of the polishing body 16B (see FIG. 1E). In the rewiring forming step, after the thinned semiconductor wafer 12B is formed by back surface polishing, the rewiring 19 connected to the through electrode 12a of the semiconductor wafer 12B is formed on the polishing body 16B.

作為再配線之形成方法,例如,利用真空成膜法等之習知方法在露出之半導體晶圓12B上形成金屬片層,且藉由半加成法(Semi-additive process,SAP)等習知方法,可形成再配線19。 As a method of forming the rewiring, for example, a metal sheet layer is formed on the exposed semiconductor wafer 12B by a conventional method such as a vacuum film forming method, and a conventional method such as a semi-additive process (SAP) is known. In this way, rewiring 19 can be formed.

然後,可在再配線19及研磨體16B上形成聚醯亞胺及PBO等之絕緣層。 Then, an insulating layer such as polyimide or PBO can be formed on the rewiring 19 and the polishing body 16B.

(凸塊形成步驟) (bump forming step)

接著,可進行在已形成之再配線19上形成凸塊17之凸塊加工(參照圖1F)。凸塊加工可藉由焊料球及焊料鍍敷等習知方法進行。凸塊之材質沒有特別限制,例如,可舉例如:錫-鉛系金屬材、錫-銀系金屬材、錫-銀-銅系金屬材、錫-鋅系金屬材、錫-鋅-鉍系金屬材等之焊料類(合金),金系金屬材,及銅系金屬材等。 Next, bump processing for forming the bumps 17 on the formed rewiring 19 can be performed (refer to FIG. 1F). The bump processing can be performed by a conventional method such as solder balls and solder plating. The material of the bump is not particularly limited, and examples thereof include a tin-lead metal material, a tin-silver metal material, a tin-silver-copper metal material, a tin-zinc metal material, and a tin-zinc-antimony system. Solder (alloy) such as metal, gold-based metal, and copper-based metal.

(晶片背面保護步驟) (wafer back protection step)

形成凸塊17後,為保護半導體晶片13之露出面13S,亦可將研磨體16A之研磨面G1(參照圖1C)再度樹脂密封。密 封方法沒有特別限制,習知之將液狀或薄膜狀之密封樹脂塗布或黏貼在研磨面G1上,使其乾燥、硬化即可。又,此步驟可在研磨步驟後在切割步驟前之任一階段中進行。 After the bumps 17 are formed, in order to protect the exposed surface 13S of the semiconductor wafer 13, the polished surface G1 (see FIG. 1C) of the polishing body 16A may be resin-sealed again. dense The sealing method is not particularly limited, and a liquid or film-like sealing resin is applied or adhered to the polishing surface G1 to dry and harden it. Again, this step can be carried out at any stage prior to the cutting step after the grinding step.

(切割步驟) (cutting step)

接著,亦可進行經過由密封樹脂片11、半導體晶圓12B、及半導體晶片13等之要素構成之凸塊形成之研磨體16C的切割(參照圖1G)。藉此,可製得目的之半導體晶片13單位之半導體封裝件18。雖然在圖1G中係對應於1個半導體晶片進行切割,但是亦可以2個以上之半導體晶片為一單位進行切割。通常,切割係藉由以往習知之切割片固定上述研磨體16後進行。切斷處之對位亦可藉由使用直接照明或間接照明之影像辨識進行。 Then, the polishing body 16C formed by the bumps formed of the elements such as the sealing resin sheet 11, the semiconductor wafer 12B, and the semiconductor wafer 13 may be cut (see FIG. 1G). Thereby, the semiconductor package 18 of the intended semiconductor wafer 13 unit can be obtained. Although the dicing is performed corresponding to one semiconductor wafer in FIG. 1G, two or more semiconductor wafers may be diced in one unit. Usually, the cutting is performed by fixing the above-mentioned polishing body 16 by a conventionally used cutting piece. The alignment of the cut-offs can also be performed by image recognition using direct or indirect illumination.

在此步驟中,例如,可採用所謂進行切入到切割片為止之全切割的切斷方式等。在此步驟中使用之切割裝置沒有特別限制,可使用以往習知者。 In this step, for example, a cutting method or the like for performing full cutting until cutting into a dicing sheet can be employed. The cutting device used in this step is not particularly limited, and conventional ones can be used.

又,若接續切割步驟進行研磨體之擴展時,該擴展可使用以往習知之擴展裝置進行。擴展裝置具有透過切割可將切割片壓下至下方之圓圈狀外環,及直徑比外環小且支持切割片之內環。藉由該擴展步驟,可防止相鄰半導體封裝件18彼此接觸而破損。 Further, when the subsequent cutting step is performed to expand the polishing body, the expansion can be carried out using a conventional expansion device. The expansion device has a circular outer ring that can be pressed down to the lower side by cutting, and an inner ring that is smaller in diameter than the outer ring and supports the cutting piece. By this expansion step, adjacent semiconductor packages 18 can be prevented from being damaged by contact with each other.

(基板安裝步驟) (substrate mounting step)

依需要,可進行將藉上述製得之半導體封裝件18安裝在另一基板(未圖示)之基板安裝步驟。半導體封裝件18安裝在基板上可使用倒裝晶片接合機及粒接機等之習知裝 置。 A substrate mounting step of mounting the semiconductor package 18 obtained by the above on another substrate (not shown) may be performed as needed. The semiconductor package 18 is mounted on the substrate, and a conventional device such as a flip chip bonding machine and a splicing machine can be used. Set.

[密封樹脂片] [sealing resin sheet]

一面參照圖2,一面說明本實施形態之密封樹脂片。圖2係示意地顯示本發明一實施形態之密封樹脂片的截面圖。密封樹脂片11係,代表地,在積層於聚對苯二甲酸乙二酯(PET)薄膜等之支持體11a之狀態下提供。又,在支持體11a上,為容易剝離密封樹脂片11,亦可實施離型處理。 The sealing resin sheet of this embodiment will be described with reference to Fig. 2 . Fig. 2 is a cross-sectional view schematically showing a sealing resin sheet according to an embodiment of the present invention. The sealing resin sheet 11 is typically provided in a state of being laminated on a support 11a such as a polyethylene terephthalate (PET) film. Further, in the support 11a, in order to easily peel off the sealing resin sheet 11, a release treatment can be performed.

又,在150℃下實施1小時熱硬化處理後之密封樹脂片11在25℃下的肖氏D硬度宜為20以上且60以下,而以30以上且50以下更佳。此外,在150℃下實施1小時熱硬化處理後之密封樹脂片11在25℃的儲存彈性模數宜為0.1GPa以上且3GPa以下,而以0.5Pa以上且2GPa以下更佳。藉由令熱硬化處理後之密封樹脂片11之肖氏D硬度或儲存彈性模數在上述範圍內,可增大硬度差,因此可增大上述最小高低差。結果,可減少研磨體16A中之收縮力而抑制翹曲。 In addition, the Shore D hardness of the sealing resin sheet 11 after the heat hardening treatment at 150 ° C for 1 hour at 25 ° C is preferably 20 or more and 60 or less, and more preferably 30 or more and 50 or less. In addition, the storage elastic modulus of the sealing resin sheet 11 after heat-hardening treatment at 150 ° C for 1 hour at 25 ° C is preferably 0.1 GPa or more and 3 GPa or less, more preferably 0.5 Pa or more and 2 GPa or less. By setting the Shore D hardness or the storage elastic modulus of the sealing resin sheet 11 after the heat hardening treatment within the above range, the hardness difference can be increased, so that the above-described minimum height difference can be increased. As a result, the contraction force in the abrasive body 16A can be reduced to suppress warpage.

(形成密封樹脂片之樹脂組成物) (Resin composition forming the sealing resin sheet)

形成密封樹脂片之樹脂組成物係合適地具有如上述之特性,且可利用於半導體晶片之樹脂密封者即可,沒有特別限制,但是較佳者可舉含有以下A成分至E成分之環氧樹脂組成物為例。又,C成分可依需要添加或不添加。 The resin composition forming the sealing resin sheet is preferably one having the above characteristics and can be used for the resin sealing of the semiconductor wafer, and is not particularly limited, but preferably contains the following epoxy of the A component to the E component. The resin composition is exemplified. Further, the C component may or may not be added as needed.

A成分:環氧樹脂 Component A: Epoxy

B成分:酚樹脂 B component: phenolic resin

C成分:彈性體 Component C: Elastomer

D成分:無機填充劑 D component: inorganic filler

E成分:硬化促進劑 Component E: Hardening accelerator

(A成分) (component A)

環氧樹脂(A成分)沒有特別限制。例如,可使用三苯甲烷型環氧樹脂、甲酚酚醛清漆型環氧樹脂、聯苯型環氧樹脂、變性雙酚A型環氧樹脂、雙酚A型環氧樹脂、雙酚F型環氧樹脂、變性雙酚F型環氧樹脂、二環戊二烯型環氧樹脂、酚系酚醛清漆型環氧樹脂、苯氧樹脂等之各種環氧樹脂。該等環氧樹脂可單獨使用,亦可併用2種以上。 The epoxy resin (component A) is not particularly limited. For example, a triphenylmethane type epoxy resin, a cresol novolac type epoxy resin, a biphenyl type epoxy resin, a denatured bisphenol A type epoxy resin, a bisphenol A type epoxy resin, a bisphenol F type ring can be used. Various epoxy resins such as an oxygen resin, a denatured bisphenol F type epoxy resin, a dicyclopentadiene type epoxy resin, a phenol novolak type epoxy resin, and a phenoxy resin. These epoxy resins may be used singly or in combination of two or more.

由確保環氧樹脂硬化後之韌性及環氧樹脂之反應性之觀點來看,宜為環氧當量150至250,軟化點或熔點50至130℃之常溫下為固形者,其中,由信賴性之觀點來看,宜為三苯甲烷型環氧樹脂、甲酚酚醛清漆型環氧樹脂、聯苯型環氧樹脂。 From the viewpoint of ensuring the toughness of the epoxy resin after hardening and the reactivity of the epoxy resin, it is preferably an epoxy equivalent of 150 to 250, a softening point or a melting point of 50 to 130 ° C at a normal temperature, wherein reliability is achieved. From the viewpoint of view, it is preferably a triphenylmethane type epoxy resin, a cresol novolak type epoxy resin, or a biphenyl type epoxy resin.

又,由低應力性之觀點來看,宜為具有縮醛基及聚氧伸烷基等柔軟骨架之變性雙酚A型環氧樹脂,由於具有縮醛基之變性雙酚A型環氧樹脂呈液體狀且處理性良好,故可特別適合地使用。 Further, from the viewpoint of low stress, it is preferably a denatured bisphenol A type epoxy resin having a soft skeleton such as an acetal group or a polyoxyalkylene group, and a denatured bisphenol A type epoxy resin having an acetal group. It is liquid and has good handleability, so it can be used particularly suitably.

環氧樹脂(A成分)之含量宜設定在相對於環氧樹脂組成物整體在1至10重量%之範圍內。 The content of the epoxy resin (component A) is preferably set in the range of 1 to 10% by weight based on the entire epoxy resin composition.

(B成分) (B component)

酚樹脂(B成分)係在與環氧樹脂(A成分)間產生硬化反應即可,沒有特別限制。例如,可使用酚系酚醛清漆樹脂、酚芳烷樹脂、聯苯芳烷樹脂、二環戊二烯型酚樹脂、甲酚酚醛清漆樹脂、可溶酚醛樹脂等。該等酚樹脂可單獨使用, 亦可併用2種以上。 The phenol resin (component B) is not particularly limited as long as it undergoes a curing reaction with the epoxy resin (component A). For example, a phenol novolak resin, a phenol aralkyl resin, a biphenyl aralkyl resin, a dicyclopentadiene type phenol resin, a cresol novolak resin, a resol resin, or the like can be used. These phenol resins can be used alone. Two or more types may be used in combination.

酚樹脂由與環氧樹脂(A成分)之反應性之觀點來看,宜使用羥基當量70至250,軟化點50至110℃者,其中由硬化反應性之觀點來看,亦可適合地使用如酚芳烷樹脂或聯苯芳烷樹脂之低吸濕性者。 From the viewpoint of reactivity with the epoxy resin (component A), the phenol resin preferably has a hydroxyl group equivalent of 70 to 250 and a softening point of 50 to 110 ° C, and may be suitably used from the viewpoint of hardening reactivity. Such as phenol aralkyl resin or biphenyl aralkyl resin low hygroscopicity.

環氧樹脂(A成分)及酚樹脂(B成分)之摻合比例,由硬化反應性之觀點來看,相對於環氧樹脂(A成分)中之環氧基1當量,酚樹脂(B成分)中之羥基之合計宜摻合成0.7至1.5當量,而以0.9至1.2當量更佳。 The blending ratio of the epoxy resin (component A) and the phenol resin (component B) is 1 equivalent of the epoxy group in the epoxy resin (component A) from the viewpoint of curing reactivity, and the phenol resin (component B) The total of the hydroxyl groups in the mixture is preferably 0.7 to 1.5 equivalents, more preferably 0.9 to 1.2 equivalents.

密封樹脂片11中之環氧樹脂及酚樹脂之合計含量宜為2.5重量%以上,而以3.0重量%以上更佳。若為2.5重量%以上,可良好地獲得對半導體晶片13、半導體晶圓12A等之接著力。密封樹脂片11中之環氧樹脂及酚樹脂之合計含量宜為20重量%以下,而以10重量%以下更佳。若為20重量%以下,可減少吸濕性。 The total content of the epoxy resin and the phenol resin in the sealing resin sheet 11 is preferably 2.5% by weight or more, more preferably 3.0% by weight or more. When it is 2.5% by weight or more, the adhesion to the semiconductor wafer 13, the semiconductor wafer 12A, and the like can be favorably obtained. The total content of the epoxy resin and the phenol resin in the sealing resin sheet 11 is preferably 20% by weight or less, more preferably 10% by weight or less. When it is 20% by weight or less, hygroscopicity can be reduced.

(C成分) (C component)

與環氧樹脂(A成分)及酚樹脂(B成分)一起使用之彈性體(C成分)賦予樹脂組成物藉密封樹脂片密封半導體晶片必要之可撓性,且產生如此作用即可,其構造沒有特別限制。例如,可使用聚丙烯酸酯等之各種丙烯酸系共聚物、苯乙烯丙烯酸系共聚物、丁二烯橡膠、苯乙烯-丁二烯橡膠(SBR)、乙烯乙酸乙烯酯共聚物(EVA)、異戊二烯橡膠、丙烯腈橡膠等之橡膠質聚合物。其中,由容易分散至環氧樹脂(A成分),且與環氧樹脂(A成分)之反應性高,故可提 高製得之密封樹脂片之耐熱性或強度之觀點來看,宜使用丙烯酸系共聚物。該等可單獨使用,亦可併用2種以上。 The elastomer (component C) used together with the epoxy resin (component A) and the phenol resin (component B) imparts flexibility necessary for sealing the semiconductor wafer with the sealing resin sheet by the resin composition, and has such an effect. There are no special restrictions. For example, various acrylic copolymers such as polyacrylate, styrene acrylic copolymer, butadiene rubber, styrene-butadiene rubber (SBR), ethylene vinyl acetate copolymer (EVA), and isoprene can be used. A rubbery polymer such as a diene rubber or an acrylonitrile rubber. Among them, it is easy to disperse into an epoxy resin (component A) and has high reactivity with an epoxy resin (component A). From the viewpoint of heat resistance or strength of the highly obtained sealing resin sheet, an acrylic copolymer is preferably used. These may be used alone or in combination of two or more.

又,丙烯酸系共聚物,例如,可藉由以常用方法自由基聚合呈預定混合比之丙烯酸單體混合物而合成。自由基聚合之方法可使用以有機溶劑作為溶劑進行之溶液聚合法、及一面使原料單體分散在水中一面進行聚合之懸浮聚合法等。此時使用之聚合起始劑可使用,例如:2,2'-偶氮雙異丁腈、2,2'-偶氮雙-(2,4-二甲基戊腈)、2,2'-偶氮雙-4-甲氧基-2,4-二甲基戊腈、其他偶氮系或二偶氮系聚合起始劑,過氧化苯甲醯及過氧化丁酮等之過氧化物系聚合起始劑等。又,若為懸浮聚合之情形,例如,最好添加如聚丙烯醯胺、聚乙烯醇之分散劑。 Further, the acrylic copolymer can be synthesized, for example, by radical polymerization of an acrylic monomer mixture having a predetermined mixing ratio by a usual method. As the method of the radical polymerization, a solution polymerization method using an organic solvent as a solvent and a suspension polymerization method in which a raw material monomer is dispersed while being dispersed in water can be used. The polymerization initiator used at this time can be used, for example, 2,2'-azobisisobutyronitrile, 2,2'-azobis-(2,4-dimethylvaleronitrile), 2,2' -Azobis-4-methoxy-2,4-dimethylvaleronitrile, other azo or diazo polymerization initiators, peroxides such as benzamidine peroxide and butanone peroxide It is a polymerization initiator or the like. Further, in the case of suspension polymerization, for example, a dispersant such as polypropylene decylamine or polyvinyl alcohol is preferably added.

彈性體(C成分)之含量係環氧樹脂組成物整體之15至30重量%。彈性體(C成分)之含量小於15重量%時,會難以獲得密封樹脂片11之柔軟性及可撓性,進一步抑制密封樹脂片之翹曲之樹脂密封亦困難。相反地,上述含量超過30重量%時,密封樹脂片11之熔融黏度變高且半導體晶片13之埋入性降低,並且會有密封樹脂片11之硬化體之強度及耐熱性降低之傾向。 The content of the elastomer (component C) is 15 to 30% by weight based on the entire epoxy resin composition. When the content of the elastomer (component C) is less than 15% by weight, it is difficult to obtain the flexibility and flexibility of the sealing resin sheet 11, and it is also difficult to further suppress the resin sealing of the warpage of the sealing resin sheet. On the other hand, when the content is more than 30% by weight, the melt viscosity of the sealing resin sheet 11 is increased, and the embedding property of the semiconductor wafer 13 is lowered, and the strength and heat resistance of the cured body of the sealing resin sheet 11 tend to be lowered.

又,彈性體(C成分)相對於環氧樹脂(A成分)之重量比率(C成分之重量/A成分之重量)宜設定在3至4.7之範圍內。這是因為上述重量比率小於3時,會難以控制密封樹脂片11之流動性,超過4.7時,會有密封樹脂片11對半導體晶片13之接著性劣化之傾向。 Further, the weight ratio of the elastomer (component C) to the epoxy resin (component A) (weight of the component C / weight of the component A) is preferably set in the range of 3 to 4.7. This is because when the weight ratio is less than 3, it is difficult to control the fluidity of the sealing resin sheet 11, and when it exceeds 4.7, the adhesion of the sealing resin sheet 11 to the semiconductor wafer 13 tends to deteriorate.

(D成分) (D component)

無機質填充劑(D成分)沒有特別限制,可使用以往習知之各種填充劑,例如,可舉例如:石英玻璃、滑石、二氧化矽(熔融二氧化矽或結晶性二氧化矽等)、氧化鋁、氮化鋁、氮化矽、氮化硼之粉末。該等可單獨使用,亦可併用2種以上。 The inorganic filler (component D) is not particularly limited, and various conventional fillers can be used, and examples thereof include quartz glass, talc, cerium oxide (melted cerium oxide or crystalline cerium oxide), and alumina. , aluminum nitride, tantalum nitride, boron nitride powder. These may be used alone or in combination of two or more.

其中,由藉減少環氧樹脂組成物之硬化體之熱線膨脹係數降低內部應力,結果可抑制半導體晶片密封後之密封樹脂片11之翹曲方面來看,宜使用二氧化矽粉末,二氧化矽粉末中,宜使用熔融二氧化矽粉末。熔融二氧化矽粉末可舉球狀熔融二氧化矽粉末、破碎熔融二氧化矽粉末為例,但是由所謂流動性之觀點來看,特佳的是使用球狀熔融二氧化矽粉末。其中,宜使用平均粒徑0.1至30μm之範圍者,且以使用1至20μm之範圍者特佳。 Among them, the internal stress is lowered by reducing the coefficient of thermal linear expansion of the hardened body of the epoxy resin composition, and as a result, it is possible to suppress the warpage of the sealing resin sheet 11 after sealing the semiconductor wafer, and it is preferable to use cerium oxide powder or cerium oxide. In the powder, molten cerium oxide powder is preferably used. The molten cerium oxide powder is exemplified by a spherical molten cerium oxide powder and a crushed molten cerium oxide powder. However, from the viewpoint of so-called fluidity, it is particularly preferable to use a spherical molten cerium oxide powder. Among them, it is preferred to use a range of an average particle diameter of 0.1 to 30 μm, and it is particularly preferable to use a range of 1 to 20 μm.

又,平均粒徑可使用由母集團任意地抽出之試料,且藉由使用雷射繞射散射式粒度分布測量裝置測量而導出。 Further, the average particle diameter can be derived by using a sample arbitrarily extracted by a parent group and measuring by using a laser diffraction scattering type particle size distribution measuring device.

無機質填充劑(D成分)之含量宜為環氧樹脂組成物整體之70至95重量%,而以75至92重量%更佳,且80至90重量%又更佳。無機質填充劑(D成分)之含量小於50重量%時,由於環氧樹脂組成物之硬化體之線膨脹係數變大,故有密封樹脂片11之翹曲變大之傾向。另一方面,上述含量超過90重量%時,由於密封樹脂片11之柔軟性或流動性變差,故有與半導體晶片之接著性降低之傾向。 The content of the inorganic filler (component D) is preferably 70 to 95% by weight of the entire epoxy resin composition, more preferably 75 to 92% by weight, and still more preferably 80 to 90% by weight. When the content of the inorganic filler (component D) is less than 50% by weight, the linear expansion coefficient of the cured body of the epoxy resin composition increases, so that the warpage of the sealing resin sheet 11 tends to be large. On the other hand, when the content is more than 90% by weight, the flexibility or fluidity of the sealing resin sheet 11 is deteriorated, so that the adhesion to the semiconductor wafer tends to be lowered.

(E成分) (E component)

硬化促進劑(E成分)只要可進行環氧樹脂與酚樹脂之硬化,則沒有特別限制,但是由硬化性及保存性之觀點來看,可適合地使用三苯膦或四苯鏻四硼酸苯酯等之有機磷系化合物、及咪唑系化合物。該等硬化促進劑可單獨使用,亦可併用其他硬化促進劑。 The hardening accelerator (component E) is not particularly limited as long as it can be cured by the epoxy resin and the phenol resin, but triphenylphosphine or tetraphenylphosphonium tetraborate can be suitably used from the viewpoint of curability and preservability. An organic phosphorus compound such as an ester or an imidazole compound. These hardening accelerators may be used singly or in combination with other hardening accelerators.

硬化促進劑(E成分)之含量宜相對於環氧樹脂(A成分)及酚樹脂(B成分)之合計100重量份為0.1至5重量份。 The content of the curing accelerator (component E) is preferably 0.1 to 5 parts by weight based on 100 parts by weight of the total of the epoxy resin (component A) and the phenol resin (component B).

(其他成分) (other ingredients)

又,環氧樹脂組成物中除了A成分至E成分以外,亦可添加阻燃劑成分。阻燃劑成分可使用例如氫氧化鋁、氫氧化鎂、氫氧化鐵、氫氧化鈣、氫氧化錫、複合金屬氫氧化物等之各種金屬氫氧化物等。 Further, in the epoxy resin composition, a flame retardant component may be added in addition to the components A to E. As the flame retardant component, for example, various metal hydroxides such as aluminum hydroxide, magnesium hydroxide, iron hydroxide, calcium hydroxide, tin hydroxide, and a composite metal hydroxide can be used.

金屬氫氧化物之平均粒徑由在加熱環氧樹脂組成物時確保適當流動性之觀點來看,平均粒徑宜為1至10μm,而以2至5μm更佳。金屬氫氧化物之平均粒徑小於1μm時,有難以均一地分散在環氧樹脂組成物,而且環氧樹脂組成物加熱時無法獲得充分流動性之傾向。又,平均粒徑超過10μm時,由於金屬氫氧化物(E成分)之平均添加量之表面積變小,故有阻燃效果降低之傾向。 The average particle diameter of the metal hydroxide is preferably from 1 to 10 μm, more preferably from 2 to 5 μm, from the viewpoint of ensuring proper fluidity when heating the epoxy resin composition. When the average particle diameter of the metal hydroxide is less than 1 μm, it is difficult to uniformly disperse the epoxy resin composition, and the epoxy resin composition tends to fail to obtain sufficient fluidity when heated. In addition, when the average particle diameter exceeds 10 μm, the surface area of the metal hydroxide (E component) is gradually increased, so that the flame retarding effect tends to be lowered.

又,阻燃劑成分除了上述金屬氫氧化物以外,可使用偶磷氮化合物。偶磷氮化合物,例如,可由SPR-100、SA-100、SP-100(以上,大塚化學公司(股))、FP-100、FP-110(以上,伏見製藥所(股))等市售品取得。 Further, as the flame retardant component, in addition to the above metal hydroxide, an azophosphorus compound can be used. The phosphine compound can be commercially available, for example, from SPR-100, SA-100, SP-100 (above, Otsuka Chemical Co., Ltd.), FP-100, FP-110 (above, Fushimi Pharmaceutical Co., Ltd.). Product acquisition.

由所謂即使少量亦可發揮阻燃效果之觀點來看,宜為以式(1)或式(2)表示之偶磷氮化合物,該等偶磷氮化合物包含之磷元素的含有率宜為12重量%以上。 From the viewpoint of exhibiting a flame retarding effect even in a small amount, it is preferably an even phosphorus nitrogen compound represented by the formula (1) or the formula (2), and the content of the phosphorus element contained in the orthophosphorus nitrogen compound is preferably 12 More than weight%.

(式(1)中,n係3至25之整數,R1及R2相同或不同,且係具有選自於由烷氧基、苯氧基、胺基、羥基及烯丙基構成之群組之官能基的1價有機基。) (In the formula (1), n is an integer of 3 to 25, and R 1 and R 2 are the same or different, and have a group selected from the group consisting of an alkoxy group, a phenoxy group, an amine group, a hydroxyl group, and an allyl group. a monovalent organic group of a functional group of the group.)

(式(2)中,n及m係分別獨立地為3至25之整數。R3及R5相同或不同,且係具有選自於由烷氧基、苯氧基、胺基、羥基及烯丙基構成之群組之官能基的1價有機基。R4係具有選自於由烷氧基、苯氧基、胺基、羥基及烯丙基構成之群組之官能基的2價有機基。) (In the formula (2), n and m are each independently an integer of from 3 to 25. R 3 and R 5 are the same or different and are selected from alkoxy groups, phenoxy groups, amine groups, hydroxyl groups, and a monovalent organic group of a functional group of a group consisting of allyl groups. R 4 is a divalent group having a functional group selected from the group consisting of an alkoxy group, a phenoxy group, an amine group, a hydroxyl group, and an allyl group. Organic base.)

又,由所謂安定性及抑制空孔生成之觀點來看,宜使用以式(3)表示之環狀偶磷氮寡聚物。 Further, from the viewpoint of so-called stability and suppression of pore formation, a cyclic azo-phosphorus oligomer represented by the formula (3) is preferably used.

(式(3)中,n係3至25之整數,R6及R7相同或不同,且係氫、羥基、烷基、烷氧基或環氧丙基。) (In the formula (3), n is an integer of from 3 to 25, and R 6 and R 7 are the same or different and are hydrogen, a hydroxyl group, an alkyl group, an alkoxy group or a glycidyl group.)

以式(3)表示之環狀偶磷氮寡聚物可由FP-100、FP-110(以上,伏見製藥所(股))等市售品取得。 The cyclic azo-phosphorus oligomer represented by the formula (3) can be obtained from commercially available products such as FP-100 and FP-110 (above, Fushimi Pharmaceutical Co., Ltd.).

偶磷氮化合物之含量宜為包含環氧樹脂組成物中包含之環氧樹脂(A成分)、酚樹脂(B成分)、彈性體(D成分)、硬化促進劑(E成分)及偶磷氮化合物(其他成分)之有機成分整體的10至30重量%。即,偶磷氮化合物之含量小於有機成分整體之10重量%時,密封樹脂片11之阻燃性降低,並且對被附著體(即,本實施形態中已搭載半導體晶片之半導體晶圓)等之凹凸追隨性降低,有產生空孔的傾向。上述含量超過有機成分整體之30重量%時,在密封樹脂片11之表面會容易產生裂縫,有不易進行對被附著體之對位等作業性降低之傾向。 The content of the azo-phosphorus compound is preferably an epoxy resin (component A), a phenol resin (component B), an elastomer (component D), a hardening accelerator (component E), and an arsenic nitrogen contained in the epoxy resin composition. The organic component of the compound (other components) is 10 to 30% by weight as a whole. In other words, when the content of the azo-phosphorus compound is less than 10% by weight based on the entire organic component, the flame retardancy of the sealing resin sheet 11 is lowered, and the adherend (that is, the semiconductor wafer on which the semiconductor wafer is mounted in the embodiment) is affixed to the semiconductor wafer. The bump followability is lowered, and there is a tendency to generate voids. When the content exceeds 30% by weight of the entire organic component, cracks are likely to occur on the surface of the sealing resin sheet 11, and workability such as alignment of the adherend is less likely to occur.

又,併用上述金屬氫氧化物及偶磷氮化合物,可製得確保片密封需要之可撓性,且具優異阻燃性之密封樹 脂片11。藉由併用兩者,可獲得只使用金屬氫氧化物時之充分阻燃性,及只用偶磷氮化合物時充分之可撓性。 Further, by using the above metal hydroxide and the azo-phosphorus compound, a sealing tree which ensures the flexibility required for the sheet sealing and which has excellent flame retardancy can be obtained. Fat sheet 11. By using both, it is possible to obtain sufficient flame retardancy when only a metal hydroxide is used, and sufficient flexibility when only a phosphorus-nitrogen compound is used.

上述阻燃劑中,由樹脂密封成型時密封樹脂片之變形性、被附著體之凹凸追隨性、對半導體晶片或半導體晶圓之密接性方面來看,希望使用有機系阻燃劑,特別適合使用偶磷氮系阻燃劑。 Among the flame retardants, it is desirable to use an organic flame retardant in terms of the deformability of the sealing resin sheet during sealing molding of the resin, the unevenness of the adherend, and the adhesion to the semiconductor wafer or the semiconductor wafer. An azo-phosphorus flame retardant is used.

又,環氧樹脂組成物,除了上述各成分以外可依需要,適當摻合以碳黑為首之顏料等其他添加劑。 Further, in addition to the above respective components, the epoxy resin composition may be appropriately blended with other additives such as a pigment such as carbon black.

(密封樹脂片之製備方法) (Preparation method of sealing resin sheet)

以下說明密封樹脂片之製備方法。首先,藉由混合上述各成分,調製環氧樹脂組成物。混合方法只要係可將各成分均一地分散混合之方法,則沒有特別限制。然後,例如,塗布已溶解或分散各成分於有機溶劑等中而形成之清漆而形成片狀。或者,亦可藉由利用揉合機等直接摻混各摻合成分,調製摻混物,且將如此製得之摻混物擠出而形成片狀。 The preparation method of the sealing resin sheet will be described below. First, an epoxy resin composition is prepared by mixing the above components. The mixing method is not particularly limited as long as it can uniformly disperse and mix the respective components. Then, for example, a varnish formed by dissolving or dispersing each component in an organic solvent or the like is applied to form a sheet. Alternatively, the blend may be prepared by directly blending the blended components with a kneading machine or the like, and the thus obtained blend is extruded to form a sheet.

使用清漆之具體製備步驟係依據常用方法適當混合上述A至E成分及依需要之其他添加劑,使其均一地溶解或分散於有機溶劑中,調製清漆。接著,藉由在聚酯等支持體上塗布上述清漆且使其乾燥,可製得密封樹脂片11。而且依需要,為保護密封樹脂片之表面,亦可黏貼聚酯薄膜等之剝離片。剝離片係在密封時剝離。 The specific preparation step of using the varnish is carried out by appropriately mixing the above components A to E and other additives as needed according to a usual method, and uniformly dissolving or dispersing them in an organic solvent to prepare a varnish. Next, the varnish is applied onto a support such as polyester and dried to obtain a sealing resin sheet 11. Further, in order to protect the surface of the sealing resin sheet, a release sheet such as a polyester film may be adhered as needed. The release sheet is peeled off at the time of sealing.

上述有機溶劑沒有特別限制,可使用以往習知之各種有機溶劑,例如,丁酮、丙酮、環己酮、二乙酮、甲 苯、乙酸乙酯等。該等可單獨使用,亦可併用2種以上。又,通常,宜使用有機溶劑使清漆之固形物濃度在30至60重量%之範圍內。 The above organic solvent is not particularly limited, and various conventional organic solvents such as methyl ethyl ketone, acetone, cyclohexanone, diethyl ketone, and methyl can be used. Benzene, ethyl acetate, etc. These may be used alone or in combination of two or more. Further, in general, it is preferred to use an organic solvent so that the solid concentration of the varnish is in the range of 30 to 60% by weight.

有機溶劑乾燥後之片厚度沒有特別限制,但是由厚度之均一性及殘存溶劑量之觀點來看,通常宜設定為5至100μm,而以20至70μm更佳。 The thickness of the sheet after drying of the organic solvent is not particularly limited, but is usually preferably 5 to 100 μm, more preferably 20 to 70 μm from the viewpoint of uniformity of thickness and amount of residual solvent.

另一方面,使用摻混時,使用混合機等習知方法混合上述A至E成分及依需要之其他添加劑,然後,藉由熔融摻混調製摻混物。熔融摻混之方法沒有特別限制,但是可舉藉由混合輥、加壓式揉合機、擠出機等習知摻混機,進行熔融摻混之方法為例。摻混條件係如果溫度在上述各成分之軟化點以上,則沒有特別限制,例如30至150℃,考慮環氧樹脂之熱硬化性時,宜為40至140℃,而以60至120℃更佳,又,時間係,例如1至30分鐘,且宜為5至15分鐘。藉此,可調製摻混物。 On the other hand, when blending is used, the above-mentioned components A to E and other additives as needed are mixed by a conventional method such as a mixer, and then the blend is prepared by melt blending. The method of melt blending is not particularly limited, but a method of melt blending by a conventional blender such as a mixing roll, a press type kneader, or an extruder can be exemplified. The blending conditions are not particularly limited as long as the temperature is higher than the softening point of each of the above components, for example, 30 to 150 ° C, and when considering the thermosetting property of the epoxy resin, it is preferably 40 to 140 ° C, and more preferably 60 to 120 ° C. Preferably, the time is, for example, 1 to 30 minutes, and preferably 5 to 15 minutes. Thereby, the blend can be prepared.

將所製得之摻混物藉由擠出成形而成形,藉此可製得密封樹脂片11。具體而言,在不冷卻熔融摻混後之摻混物而維持高溫狀態下,進行擠出成形,藉此可形成密封樹脂片11。如此擠出方法沒有特別限制,可舉例如:T模擠出法、輥軋法、輥摻混法、共擠出法、壓延成形法等。擠出溫度如果在上述各成分之軟化點以上,則沒有特別限制,但是考慮環氧樹脂之熱硬化性及成形性時,係例如40至150℃,而宜為50至140℃,且70至120℃又更佳。藉由以上,可形成密封樹脂片11。 The obtained blend is formed by extrusion molding, whereby the sealing resin sheet 11 can be obtained. Specifically, the sealing resin sheet 11 can be formed by performing extrusion molding without cooling the melt-blended blend and maintaining the high temperature state. The extrusion method is not particularly limited, and examples thereof include a T-die extrusion method, a roll method, a roll blending method, a co-extrusion method, and a calender molding method. The extrusion temperature is not particularly limited as long as it is at least the softening point of each of the above components, but in consideration of thermosetting property and formability of the epoxy resin, for example, 40 to 150 ° C, and preferably 50 to 140 ° C, and 70 to 70 120 ° C is even better. By the above, the sealing resin sheet 11 can be formed.

如此製得之密封樹脂片亦可依需要積層成所希望厚度來使用。即,密封樹脂片可以單層構造使用,亦可作成積層成2層以上之多層構造而成之積層體來使用。 The sealing resin sheet thus obtained can also be laminated to a desired thickness as needed. In other words, the sealing resin sheet can be used in a single layer structure, or can be used as a laminate in which a plurality of layers of two or more layers are laminated.

<第2實施形態> <Second embodiment>

以下,說明本發明一實施形態之第2實施形態。圖3A至圖3G分別係示意地顯示本發明另一實施形態之半導體封裝件之製造方法之一步驟的截面圖。雖然第1實施形態係藉由密封樹脂片樹脂密封倒裝晶片連接於半導體晶圓上之半導體晶片,但是第2實施形態係在將半導體晶片暫時固定在暫時固定材上而不是半導體晶圓上之狀態下進行密封樹脂。該第2實施形態適合製造被稱為所謂Fan-out(扇出)型晶圓級封裝件(WLP)之半導體封裝件。 Hereinafter, a second embodiment of an embodiment of the present invention will be described. 3A to 3G are each a cross-sectional view schematically showing a step of a method of manufacturing a semiconductor package according to another embodiment of the present invention. In the first embodiment, the semiconductor wafer is flip-chip bonded to the semiconductor wafer by the sealing resin sheet resin. However, in the second embodiment, the semiconductor wafer is temporarily fixed on the temporary fixing material instead of the semiconductor wafer. The sealing resin is carried out in a state. This second embodiment is suitable for manufacturing a semiconductor package called a so-called Fan-out wafer level package (WLP).

[暫時固定材準備步驟] [temporary fixing material preparation steps]

在暫時固定材準備步驟中,準備在支持體2b上已積層熱膨脹性黏著劑層2a之暫時固定材2(參照圖3A)。又,亦可使用放射線硬化型黏著劑層,取代熱膨脹性黏著劑層。在本實施形態中,說明關於具有熱膨脹性黏著劑層之暫時固定材2。 In the temporary fixing material preparation step, the temporary fixing member 2 in which the heat-expandable pressure-sensitive adhesive layer 2a is laminated on the support 2b is prepared (see FIG. 3A). Further, a radiation curable adhesive layer may be used instead of the heat-expandable adhesive layer. In the present embodiment, the temporary fixing member 2 having the heat-expandable pressure-sensitive adhesive layer will be described.

(熱膨脹性黏著劑層) (heat-expandable adhesive layer)

熱膨脹性黏著劑層2a可藉由包含聚合物成分,及發泡劑之黏著劑組成物形成。聚合物成分(特別是基底聚合物)可合適地使用丙烯酸系聚合物(有時稱為「丙烯酸聚合物A」)。丙烯酸聚合物A可舉使用(甲基)丙烯酸酯為主單體者為例。前述(甲基)丙烯酸酯可舉例如:(甲基)丙烯酸烷 酯(例如,甲酯、乙酯、丙酯、異丙酯、丁酯、異丁酯、二級丁酯、三級丁酯、戊酯、異戊酯、己酯、庚酯、辛酯、2-乙基己酯、異辛酯、壬酯、癸酯、異癸酯、十一酯、十二酯、十三酯、十四酯、十六酯、十八酯、二十酯等之烷基之碳數1至30,特別是碳數4至18直鏈狀或分支鏈狀的烷酯等)及(甲基)丙烯酸環烷酯(例如,環戊酯、環己酯等)等。該等(甲基)丙烯酸酯可單獨或併用2種以上。 The heat-expandable adhesive layer 2a can be formed by an adhesive composition containing a polymer component and a foaming agent. As the polymer component (particularly, the base polymer), an acrylic polymer (sometimes referred to as "acrylic polymer A") can be suitably used. The acrylic polymer A can be exemplified by using a (meth) acrylate as a main monomer. The aforementioned (meth) acrylate may, for example, be an alkyl (meth) acrylate. Esters (eg, methyl ester, ethyl ester, propyl ester, isopropyl ester, butyl ester, isobutyl ester, secondary butyl ester, tertiary butyl ester, amyl ester, isoamyl ester, hexyl ester, heptyl ester, octyl ester, 2-ethylhexyl ester, isooctyl ester, decyl ester, decyl ester, isodecyl ester, undecyl ester, dodecyl ester, tridecyl ester, tetradecyl ester, hexadecyl ester, octadecyl ester, stearyl ester, etc. The alkyl group has 1 to 30 carbon atoms, particularly a linear or branched alkyl ester having 4 to 18 carbon atoms, and a cycloalkyl (meth)acrylate (for example, cyclopentyl ester or cyclohexyl ester). . These (meth)acrylates may be used alone or in combination of two or more.

又,前述丙烯酸聚合物A,以凝集力、耐熱性、交聯性之改質為目的,亦可依需要包含對應於可與前述丙烯酸聚合物A共聚合之其他單體成分。如此之單體成分可舉例如:丙烯酸、甲基丙烯酸、伊康酸、順丁烯二酸、反丁烯二酸、巴豆酸、羧乙基丙烯酸酯等之含羧基單體;順丁烯二酸酐、伊康酸酐等之含酸酐基單體;(甲基)丙烯酸羥乙酯、(甲基)丙烯酸羥丙酯、(甲基)丙烯酸羥丁酯等之含羥基單體;(甲基)丙烯醯胺、N,N-二甲基(甲基)丙烯醯胺、N-丁基(甲基)丙烯醯胺或N-羥甲基(甲基)丙烯醯胺、N-羥甲基丙烷(甲基)丙烯醯胺等的(N-取代或無取代)醯胺系單體;醋酸乙烯酯、丙酸乙烯酯等之乙烯酯系單體;苯乙烯、α-甲基苯乙烯等之苯乙烯系單體;丙烯腈、甲基丙烯腈等之氰基丙烯酸酯系單體;(甲基)丙烯酸氧化丙烯等的含環氧基之丙烯酸系單體;乙烯、丙烯、異戊二烯、丁二烯、異丁烯等之烯烴或二烯系單體;(甲基)丙烯酸胺乙酯、(甲基)丙烯酸N,N-二甲基胺乙酯、(甲基)丙烯酸三級丁胺乙酯等之含(取代或無取代)胺基單體;(甲基)丙烯酸甲氧乙酯、(甲基) 丙烯酸乙氧乙酯等之(甲基)丙烯酸烷氧烷系單體;N-乙烯吡咯啶酮、N-甲基乙烯吡咯啶酮、N-乙烯吡啶、N-乙烯哌啶酮、N-乙烯嘧啶、N-乙烯哌、N-乙烯吡、N-乙烯吡咯、N-乙烯咪唑、N-乙烯噁唑、N-乙烯嗎福林、N-乙烯己內醯胺等之具有含氮原子環的單體;N-乙烯羧酸醯胺類;苯乙烯磺酸、烯丙磺酸、(甲基)丙烯酸醯胺丙磺酸、磺酸丙基(甲基)丙烯酸酯等之含磺酸基單體;(甲基)丙烯酸-2-羥乙丙烯醯磷酸酯等之含磷酸基單體;N-環己基順丁烯二醯亞胺、N-異丙基順丁烯二醯亞胺、N-月桂基順丁烯二醯亞胺、N-苯基順丁烯二醯亞胺等之順丁烯二醯亞胺系單體;N-甲基伊康醯亞胺、N-乙基伊康醯亞胺、N-丁基伊康醯亞胺、N-辛基伊康醯亞胺、N-2-乙基己基伊康醯亞胺、N-環己基伊康醯亞胺、N-月桂基伊康醯亞胺等之伊康醯亞胺系單體;N-(甲基)丙烯醯氧甲撐琥珀醯亞胺、N-(甲基)丙烯醯-6-氧六甲撐琥珀醯亞胺、N-(甲基)丙烯醯-8-氧八甲撐琥珀醯亞胺等之琥珀醯亞胺系單體;(甲基)丙烯酸聚乙二醇、(甲基)丙烯酸聚丙二醇等之二醇系丙烯酯單體;(甲基)丙烯酸四氫糠基酯等之具有含氧原子雜環的單體;氟化(甲基)丙烯酸酯等之含有氟原子之丙烯酸酯單體;聚矽氧系(甲基)丙烯酸酯等之含有矽原子之丙烯酸酯單體;己二醇二(甲基)丙烯酸酯、(聚)乙二醇二(甲基)丙烯酸酯、(聚)丙二醇二(甲基)丙烯酸酯、新戊二醇二(甲基)丙烯酸酯、新戊四醇二(甲基)丙烯酸酯、三羥甲基丙烷三(甲基)丙烯酸酯、新戊四醇三(甲基)丙烯酸酯、二新戊四醇六(甲基)丙烯酸酯、環氧(甲基)丙烯酸 酯、聚酯丙烯酸酯、胺甲酸乙酯丙烯酸酯、二乙烯苯、丁基二(甲基)丙烯酸酯、己基二(甲基)丙烯酸酯等之多官能基單體等。 Further, the acrylic polymer A is intended to be modified by cohesive force, heat resistance and crosslinkability, and may further contain other monomer components which are copolymerizable with the acrylic polymer A as needed. The monomer component may, for example, be a carboxyl group-containing monomer such as acrylic acid, methacrylic acid, itaconic acid, maleic acid, fumaric acid, crotonic acid or carboxyethyl acrylate; An acid anhydride group-containing monomer such as an acid anhydride or an isonic anhydride; a hydroxyl group-containing monomer such as hydroxyethyl (meth)acrylate, hydroxypropyl (meth)acrylate or hydroxybutyl (meth)acrylate; (methyl) Acrylamide, N,N-dimethyl(meth)acrylamide, N-butyl(meth)acrylamide or N-hydroxymethyl(meth)acrylamide, N-methylolpropane (N-substituted or unsubstituted) guanamine monomer such as (meth) acrylamide; vinyl ester monomer such as vinyl acetate or vinyl propionate; styrene, α-methyl styrene, etc. Styrene monomer; cyanoacrylate monomer such as acrylonitrile or methacrylonitrile; epoxy group-containing acrylic monomer such as (meth)acrylic acid propylene oxide; ethylene, propylene, isoprene An olefin or a diene monomer such as butadiene or isobutylene; an amine ethyl (meth)acrylate, N,N-dimethylamine ethyl (meth)acrylate, or a tertiary butylamine (meth)acrylate Ethyl acetate, etc. a substituted or unsubstituted) amino group; a (meth)acrylic alkoxyalkyl monomer such as methoxyethyl (meth)acrylate or ethoxyethyl acrylate; N-vinylpyrrolidone; N-methylvinylpyrrolidone, N-vinylpyridine, N-vinylpiperidone, N-vinylpyrimidine, N-vinylperidazole N-vinylpyrene a monomer having a nitrogen atom-containing ring such as N-vinylpyrrole, N-vinylimidazole, N-vinyloxazole, N-vinylformin, N-ethylene caprolactam or the like; N-vinylcarboxylic acid guanamine a sulfonic acid group-containing monomer such as styrenesulfonic acid, allylsulfonic acid, (meth)acrylic acid decylpropanesulfonic acid or sulfonic acid propyl (meth)acrylate; (meth)acrylic acid-2-hydroxyl a phosphoric acid group-containing monomer such as ethylene propylene phthalate phosphate; N-cyclohexyl maleimide, N-isopropyl maleimide, N-lauryl maleimide, a maleimide monomer such as N-phenyl maleimide or the like; N-methyl Ikonide, N-ethyl Ikonide, N-butyl Itacon Yikang, N-octylkonkineimine, N-2-ethylhexylkamponium imine, N-cyclohexylkkonium imine, N-Lauryl Iccomide, etc.醯imino monomer; N-(methyl) propylene oxymethylene succinimide, N-(methyl) propylene 醯-6-oxyhexamethylene succinimide, N-(methyl) propylene oxime Amber quinone imine monomer such as 8-methoxy-octamethyl succinimide; polyethylene glycol (meth) acrylate, polypropylene glycol (meth) acrylate, etc. a diol-based acrylate monomer; a monomer having an oxygen atom-containing hetero ring such as tetrahydrofurfuryl (meth) acrylate; and a fluorine atom-containing acrylate monomer such as a fluorinated (meth) acrylate; a ruthenium atom-containing acrylate monomer such as polyoxymethylene (meth) acrylate; hexanediol di(meth)acrylate, (poly)ethylene glycol di(meth)acrylate, (poly)propylene glycol Di(meth)acrylate, neopentyl glycol di(meth)acrylate, pentaerythritol di(meth)acrylate, trimethylolpropane tri(meth)acrylate, pentaerythritol III (Meth) acrylate, dipentaerythritol hexa(meth) acrylate, epoxy (meth) acrylate, polyester acrylate, urethane acrylate, divinyl benzene, butyl bis (A) A polyfunctional monomer such as an acrylate or hexyl di(meth)acrylate.

前述丙烯酸聚合物A係藉由使單一單體或2種以上之單體混合物聚合而製得。聚合可藉溶液聚合(例如,自由基聚合、陰離子聚合、陽離子聚合等),乳化聚合,塊狀聚合,懸浮聚合、光聚合(例如,紫外線(UV)聚合等之任何方式進行。 The acrylic polymer A is obtained by polymerizing a single monomer or a mixture of two or more kinds of monomers. The polymerization can be carried out by any means such as solution polymerization (for example, radical polymerization, anionic polymerization, cationic polymerization, etc.), emulsion polymerization, bulk polymerization, suspension polymerization, photopolymerization (for example, ultraviolet (UV) polymerization, and the like.

丙烯酸聚合物A之重量平均分子量沒有特別限制,宜為大約35萬至100萬,而以大約45萬至80萬更佳。 The weight average molecular weight of the acrylic polymer A is not particularly limited, and is preferably from about 350,000 to 1,000,000, and more preferably from about 450,000 to 800,000.

又,為調整黏著力,熱膨脹性黏著劑可適當地使用外部交聯劑。外部交聯之方法之具體方法可舉添加聚異氰酸酯化合物、環氧化合物、吖丙烷化合物、三聚氰胺系交聯劑等所謂交聯劑而使其反應的方法為例。使用外部交聯劑時,其使用量可藉由與欲交聯之基底聚合物之平衡,進一步,依據作為黏著劑之使用用途適當決定。外部交聯劑之使用量一般相對於前述基底聚合物100重量份為20重量份以下(宜為0.1重量份至10重量份)。 Further, in order to adjust the adhesive force, an external crosslinking agent can be suitably used as the heat-expandable adhesive. A specific method of the method of external crosslinking may be exemplified by a method of adding a so-called crosslinking agent such as a polyisocyanate compound, an epoxy compound, a hydrazine propane compound or a melamine crosslinking agent. When an external crosslinking agent is used, the amount thereof can be determined by the balance with the base polymer to be crosslinked, and further, depending on the use as the adhesive. The amount of the external crosslinking agent to be used is generally 20 parts by weight or less (preferably 0.1 parts by weight to 10 parts by weight) based on 100 parts by weight of the aforementioned base polymer.

熱膨脹性黏著劑層2a,如前所述,含有用以賦予熱膨脹性之發泡劑。因此,在暫時固定材2之熱膨脹性黏著劑層2a上形成包含已研磨半導體晶片23之研磨體26的狀態下(參照圖3C),在任意時間至少部份地加熱暫時固定材2,使含有已加熱之熱膨脹性黏著劑層2a之部份的發泡劑發泡及/或膨脹,藉此熱膨脹性黏著劑層2a至少部份地 膨脹,藉由該熱膨脹性黏著劑層2a之至少部份的膨脹,對應於該膨脹部份之黏著面(與研磨體26之界面)變形成凹凸狀,且熱膨脹性黏著劑層2a與研磨體26之接著面積減少,因此,兩者間之接著力減少,可由暫時固定材2剝離研磨體26(參照圖3D)。 The heat-expandable pressure-sensitive adhesive layer 2a contains a foaming agent for imparting thermal expansion properties as described above. Therefore, in a state in which the polishing body 26 including the semiconductor wafer 23 is polished is formed on the heat-expandable pressure-sensitive adhesive layer 2a of the temporary fixing member 2 (see FIG. 3C), the temporary fixing member 2 is at least partially heated at any time to be contained. The foaming agent of a portion of the heated heat-expandable adhesive layer 2a is foamed and/or expanded, whereby the heat-expandable adhesive layer 2a is at least partially The expansion, by the expansion of at least a portion of the heat-expandable adhesive layer 2a, the adhesive surface corresponding to the expanded portion (the interface with the polishing body 26) is deformed into a concavo-convex shape, and the thermally expandable adhesive layer 2a and the abrasive body Since the area of the joint of 26 is reduced, the adhesion between the two is reduced, and the abrasive body 26 can be peeled off by the temporary fixing member 2 (see Fig. 3D).

(發泡劑) (foaming agent)

熱膨脹性黏著劑層2a中使用之發泡劑沒有特別限制,可由習知之發泡劑適當選擇。發泡劑可單獨或組合2種以上使用。發泡劑可合適地使用熱膨脹性微小球。 The foaming agent used in the heat-expandable pressure-sensitive adhesive layer 2a is not particularly limited and may be appropriately selected from conventional foaming agents. The foaming agents may be used singly or in combination of two or more. As the foaming agent, heat-expandable microspheres can be suitably used.

(熱膨脹性微小球) (heat-expandable microspheres)

熱膨脹性微小球沒有特別限制,可由習知之熱膨脹性微小球(各種無機系熱膨脹性微小球,及有機系熱膨脹性微小球等)適當選擇。熱膨脹性微小球,由混合操作容易之觀點來看,可合適地使用微膠囊化之發泡劑。如此之熱膨脹性微小球可舉:將異丁烷、丙烷、戊烷等可藉由加熱而容易氣化並膨脹之物質內包在具有彈性之殼內的微小球等為例。前述殼大多係藉由熱熔融性物質及藉熱膨脹破壞之物質形成。形成前述殼之物質可舉例如:偏二氯乙烯-丙烯腈共聚物、聚乙烯醇、聚乙烯、丁縮醛、聚甲基丙烯酸甲酯、聚丙烯腈、聚偏二氯乙烯、聚碸等。 The heat-expandable microspheres are not particularly limited, and can be appropriately selected from conventional heat-expandable microspheres (all kinds of inorganic heat-expandable microspheres, and organic heat-expandable microspheres). The heat-expandable microspheres can suitably use a microencapsulated foaming agent from the viewpoint of easy mixing operation. The heat-expandable microspheres may be exemplified by a microsphere or the like in which a substance which can be easily vaporized and expanded by heating, such as isobutane, propane or pentane, is enclosed in an elastic shell. Most of the above-mentioned shells are formed by a thermally fusible substance and a substance which is destroyed by thermal expansion. Examples of the material for forming the shell include a vinylidene chloride-acrylonitrile copolymer, polyvinyl alcohol, polyethylene, butyral, polymethyl methacrylate, polyacrylonitrile, polyvinylidene chloride, polyfluorene, and the like. .

熱膨脹性微小球可藉由慣用之方法,例如,凝聚法、及界面聚合法等製造。又,熱膨脹性微小球可使用,例如,松本油脂製藥公司(股)製之商品名「Matsumoto Microsphere」之系列(例如,商品名「Matsumoto Microsphere F30」、商品名「Matsumoto Microsphere F301D」、商品名「Matsumoto Microsphere F50D」、商品名「Matsumoto Microsphere F501D」、商品名「Matsumoto Microsphere F80SD」、商品名「Matsumoto Microsphere F80VSD」等),以及EXPANCEL公司製之商品名「051DU」、商品名「053DU」、商品名「551DU」、商品名「551-20DU」、商品名「551-80DU」等之市售品。 The heat-expandable microspheres can be produced by a conventional method such as a coacervation method, an interfacial polymerization method, or the like. In addition, the heat-expandable microspheres can be used, for example, the product name "Matsumoto Microsphere" manufactured by Matsumoto Oil & Fats Co., Ltd. (for example, the product name "Matsumoto Microsphere" F30", trade name "Matsumoto Microsphere F301D", trade name "Matsumoto Microsphere F50D", trade name "Matsumoto Microsphere F501D", trade name "Matsumoto Microsphere F80SD", trade name "Matsumoto Microsphere F80VSD", etc., and manufactured by EXPANCEL A commercial item such as the product name "051DU", the product name "053DU", the product name "551DU", the product name "551-20DU", and the product name "551-80DU".

又,使用熱膨脹性微小球作為發泡劑時,該熱膨脹性微小球之粒徑(平均粒徑)可依據熱膨脹性黏著劑層之厚度等適當選擇。熱膨脹性微小球之平均粒徑,例如,可由100μm以下(宜為80μm以下,而以1μm至50μm更佳,特佳為1μm至30μm)之範圍選擇。又,熱膨脹性微小球之粒徑之調整可在熱膨脹性微小球之生成過程中進行,亦可在生成後,藉由分級等之方法進行。熱膨脹性微小球宜粒徑一致。 In addition, when the heat-expandable microspheres are used as the foaming agent, the particle diameter (average particle diameter) of the heat-expandable microspheres can be appropriately selected depending on the thickness of the heat-expandable pressure-sensitive adhesive layer or the like. The average particle diameter of the heat-expandable microspheres can be selected, for example, from 100 μm or less (preferably 80 μm or less, more preferably from 1 μm to 50 μm, particularly preferably from 1 μm to 30 μm). Further, the adjustment of the particle diameter of the thermally expandable microspheres may be carried out during the formation of the thermally expandable microspheres, or may be carried out by a method such as classification after the formation. The heat-expandable microspheres should have a uniform particle size.

(其他發泡劑) (other blowing agents)

在本實施形態中,發泡劑亦可使用熱膨脹性微小球以外之發泡劑。如此之發泡劑可適當地選擇各種無機系發泡劑及有機系發泡劑等各種發泡劑使用。無機系發泡劑之代表例可舉例如:碳酸銨、碳酸氫銨、碳酸氫鈉、亞硝酸銨、氫氧化硼鈉、各種醯胺類等。 In the present embodiment, a foaming agent other than the heat-expandable microspheres may be used as the foaming agent. Such a foaming agent can be appropriately selected from various foaming agents such as various inorganic foaming agents and organic foaming agents. Representative examples of the inorganic foaming agent include ammonium carbonate, ammonium hydrogencarbonate, sodium hydrogencarbonate, ammonium nitrite, sodium boron hydride, and various guanamines.

又,有機系發泡劑之代表例可舉例如:水;三氯單氟甲烷、二氯單氟甲烷等之氯氟化烷系化合物;偶氮雙異丁腈、偶氮二甲醯胺、偶氮二羧酸鋇等之偶氮系化合 物;對甲苯磺醯肼、二苯磺-3,3'-二磺醯肼、4,4'-氧雙(苯磺醯肼)、烯丙雙(苯磺醯肼)等之肼系化合物;對甲苯磺半卡肼、4,4'-氧雙(苯磺半卡肼)等之半卡肼系化合物;5-啉-1,2,3,4-噻三唑等之三唑系化合物;N,N'-二亞硝戊甲撐四胺、N,N'-二甲基-N,N'-亞硝對苯二醯胺等之N-亞硝系化合物等。 Further, representative examples of the organic foaming agent include water; chlorofluoroalkane compounds such as trichloromonofluoromethane and dichloromonofluoromethane; azobisisobutyronitrile and azodimethylamine; An azo compound such as arsenazodicarboxylate; p-toluenesulfonate, diphenylsulfon-3,3'-disulfonium, 4,4'-oxybis(phenylsulfonate), allylicene a quinone compound such as (phenylsulfonate); a semicarbazone compound such as p-toluenesulfonate, 4,4'-oxybis(benzenesulfonate); Triazole compound such as porphyrin-1,2,3,4-thiatriazole; N,N'-dinitrosopentylenetetramine, N,N'-dimethyl-N,N'- nitros An N-nitroso compound such as p-benzoylamine.

在本實施形態中,為了使熱膨脹性黏著劑層之接著力可藉由加熱處理而有效率且安定地降低,因此具有體積膨脹率到達5倍以上,尤其7倍以上,特別10倍以上不會破裂之適當強度的發泡劑是理想的。 In the present embodiment, the adhesive force of the heat-expandable pressure-sensitive adhesive layer can be efficiently and stably lowered by heat treatment, so that the volume expansion ratio is five times or more, particularly seven times or more, and particularly ten times or more. A foaming agent of suitable strength for rupture is desirable.

發泡劑(熱膨脹性微小球等)之摻合量可依據熱膨脹性黏著劑層之膨脹倍率及接著力之降低性適當設定,但是一般係,相對於形成熱膨脹性黏著劑層之基底聚合物100重量份,例如1重量份至150重量份(宜為10重量份至130重量份,而以25重量份至100重量份更佳)。 The blending amount of the foaming agent (heat-expandable microspheres, etc.) can be appropriately set depending on the expansion ratio of the heat-expandable pressure-sensitive adhesive layer and the decrease in adhesion force, but generally, the base polymer 100 is formed with respect to the heat-expandable pressure-sensitive adhesive layer. The parts by weight are, for example, 1 part by weight to 150 parts by weight (preferably 10 parts by weight to 130 parts by weight, more preferably 25 parts by weight to 100 parts by weight).

在本實施形態中,發泡劑可合適地使用發泡開始溫度(熱膨脹開始溫度)(T0)在80℃至210℃之範圍內者,且宜為具有90℃至200℃(95℃至200℃更佳,且100℃至170℃特佳)之發泡開始溫度者。發泡劑之發泡開始溫度比80℃低時,有發泡劑會因密封體或研磨體之製造時或使用時之熱而發泡之情形,處理性或生產性降低。另一方面,發泡劑之發泡開始溫度超過210℃時,暫時固定材之支持體或密封樹脂會需要過度之耐熱性,在處理性、生產性及成本方面不理想。又,發泡劑之發泡開始溫度(T0)相當於 熱膨脹性黏著劑層之發泡開始溫度(T0)。 In the present embodiment, the foaming agent may suitably use a foaming initiation temperature (thermal expansion starting temperature) (T 0 ) in the range of 80 ° C to 210 ° C, and preferably has a temperature of 90 ° C to 200 ° C (95 ° C to The foaming start temperature is preferably 200 ° C and 100 ° C to 170 ° C. When the foaming start temperature of the foaming agent is lower than 80 ° C, the foaming agent may be foamed by the heat of the sealing body or the polishing body at the time of production or use, and the handleability or productivity may be lowered. On the other hand, when the foaming start temperature of the foaming agent exceeds 210 ° C, the support of the temporary fixing material or the sealing resin may require excessive heat resistance, which is not preferable in terms of handleability, productivity, and cost. Further, the expanding starting temperature of the foaming agent (T 0) corresponds to the foaming starting temperature (T 0) thermally expandable adhesive layers.

又,使發泡劑發泡之方法(即,使熱膨脹性黏著劑層熱膨脹之方法)可由習知之加熱發泡方法適當選擇而採用。 Further, the method of foaming the foaming agent (that is, the method of thermally expanding the heat-expandable pressure-sensitive adhesive layer) can be suitably selected by a conventional heat-expansion method.

在本實施形態中,熱膨脹性黏著劑層,由加熱處理前之適度接著力及加熱處理後之接著力降低性之平衡方面來看,在不含發泡劑之形態下之彈性模數宜在23℃至150℃為5×104Pa至1×106Pa,而以5×104Pa至8×105Pa更佳,且5×104Pa至5×105Pa特別合適。熱膨脹性黏著劑層之在不含發泡劑形態之彈性模數(溫度:23℃至150℃)小於5×104Pa時熱膨脹性劣化,有剝離性降低之情形。又,熱膨脹性黏著劑層之在不含發泡劑形態之彈性模數(溫度:23℃至150℃)比1×106Pa大時,有初期接著性劣化之情形。 In the present embodiment, the thermal expansion adhesive layer is preferably in the form of a balance between the moderate adhesion force before the heat treatment and the reduction in the adhesion force after the heat treatment, in the form without the foaming agent. 23 ° C to 150 ° C is 5 × 10 4 Pa to 1 × 10 6 Pa, and more preferably 5 × 10 4 Pa to 8 × 10 5 Pa, and 5 × 10 4 Pa to 5 × 10 5 Pa is particularly suitable. When the modulus of elasticity (temperature: 23 ° C to 150 ° C) of the heat-expandable pressure-sensitive adhesive layer is less than 5 × 10 4 Pa, the thermal expansion property is deteriorated, and the peeling property is lowered. Further, when the elastic modulus (temperature: 23 ° C to 150 ° C) of the heat-expandable pressure-sensitive adhesive layer is not larger than 1 × 10 6 Pa, the initial adhesive property is deteriorated.

又,不含發泡劑形態之熱膨脹性黏著劑層係相當於藉由黏著劑(不含發泡劑)形成之黏著劑層。因此,熱膨脹性黏著劑層不含發泡劑之形態下的彈性模數可使用黏著劑(不含發泡劑)測量。又,熱膨脹性黏著劑層可藉由包含可形成23℃至150℃之彈性模數5×104Pa至1×106Pa之黏著劑層的黏著劑,及發泡劑之熱膨脹性黏著劑形成。 Further, the heat-expandable adhesive layer in the form of no foaming agent corresponds to an adhesive layer formed by an adhesive (without a foaming agent). Therefore, the modulus of elasticity in the form in which the heat-expandable adhesive layer does not contain a foaming agent can be measured using an adhesive (without a foaming agent). Further, the heat-expandable adhesive layer may be an adhesive containing a pressure-sensitive adhesive layer capable of forming an elastic modulus of 5 × 10 4 Pa to 1 × 10 6 Pa at 23 ° C to 150 ° C, and a heat-expandable adhesive of a foaming agent. form.

熱膨脹性黏著劑層不含發泡劑之形態下的彈性模數係製作不添加發泡劑之形態之熱膨脹性黏著劑層(即,由不含發泡劑之黏著劑形成之黏著劑層)(樣本),使用Rheometric公司製動態黏彈性測量裝置「ARES」,且使用樣本厚度:大約1.5mm,Φ7.9mm平行板之夾具,藉由剪力 模式,在頻率:1Hz、升溫速度:5℃/分、應變:0.1%(23℃)、0.3%(150℃)下測量,在23℃及150℃製得之剪力儲存彈性模數G'的值。 The elastic modulus of the heat-expandable adhesive layer in the form of no foaming agent is a heat-expandable adhesive layer in a form in which no foaming agent is added (that is, an adhesive layer formed of an adhesive containing no foaming agent) (sample), using the dynamic viscoelasticity measuring device "ARES" manufactured by Rheometric, and using the sample thickness: about 1.5 mm, Φ7.9 mm parallel plate fixture, by shear force Mode, measured at frequency: 1 Hz, heating rate: 5 ° C / min, strain: 0.1% (23 ° C), 0.3% (150 ° C), shear storage elastic modulus G' obtained at 23 ° C and 150 ° C Value.

熱膨脹性黏著劑層之彈性模數可藉由調節黏著劑之基底聚合物之種類、交聯劑、添加劑等來控制。 The elastic modulus of the heat-expandable adhesive layer can be controlled by adjusting the type of the base polymer of the adhesive, a crosslinking agent, an additive, and the like.

熱膨脹性黏著劑層之厚度沒有特別限制,可藉由接著力之降低性等適當地選擇,例如大約5μm至300μm(宜為20μm至150μm)。但是,使用熱膨脹性微小球作為發泡劑時,熱膨脹性黏著劑層之厚度宜比所包含之熱膨脹性微小球之最大粒徑厚。熱膨脹性黏著劑層之厚度過薄時,表面平滑性因熱膨脹性微小球之凹凸而受損,且加熱前(未發泡狀態)之接著性降低。又,因加熱處理造成之熱膨脹性黏著劑層之變形度小,且接著力難以平滑地降低。另一方面,熱膨脹性黏著劑層之厚度過厚時,因加熱處理造成膨脹或發泡後,熱膨脹性黏著劑層會容易產生凝集破壞,有在研磨體26上產生糊殘留之情形。 The thickness of the heat-expandable pressure-sensitive adhesive layer is not particularly limited and may be appropriately selected by the reduction of the adhesion force, etc., for example, about 5 μm to 300 μm (preferably 20 μm to 150 μm). However, when a heat-expandable microsphere is used as the foaming agent, the thickness of the heat-expandable pressure-sensitive adhesive layer is preferably thicker than the maximum particle diameter of the thermally expandable microspheres contained. When the thickness of the heat-expandable pressure-sensitive adhesive layer is too small, the surface smoothness is impaired by the unevenness of the heat-expandable microspheres, and the adhesion before heating (unfoamed state) is lowered. Further, the degree of deformation of the heat-expandable pressure-sensitive adhesive layer due to the heat treatment is small, and the adhesion force is hard to be smoothly reduced. On the other hand, when the thickness of the heat-expandable pressure-sensitive adhesive layer is too thick, the heat-expandable pressure-sensitive adhesive layer is liable to cause aggregation failure after expansion or foaming by heat treatment, and a paste remains on the polishing body 26.

又,熱膨脹性黏著劑層可為單層或多層。 Further, the heat-expandable adhesive layer may be a single layer or a plurality of layers.

在本實施形態中,熱膨脹性黏著劑層亦可包含各種添加劑(例如,著色劑、增黏劑、增量劑、填充劑、黏著賦予劑、可塑劑、抗老化劑、抗氧化劑、界面活性劑、交聯劑等)。 In the present embodiment, the heat-expandable pressure-sensitive adhesive layer may further contain various additives (for example, a colorant, a tackifier, a bulking agent, a filler, an adhesion-imparting agent, a plasticizer, an anti-aging agent, an antioxidant, and a surfactant). , cross-linking agent, etc.).

(支持體) (support)

支持體2b係成為暫時固定材2之強度母體的薄板狀構件。支持體2b之材料可考慮處理性及耐熱性等來適當選擇, 可使用例如SUS等之金屬材料,聚醯亞胺、聚醯胺醯亞胺、聚丁酮、聚醚碸等之塑膠材料,玻璃,矽晶圓等。該等中,由耐熱性、強度及再利用可能性等之觀點來看,玻璃、矽晶圓、SUS板是理想的。 The support 2b is a thin plate-shaped member which becomes the strength mother of the temporary fixing material 2. The material of the support 2b can be appropriately selected in consideration of handleability and heat resistance. A metal material such as SUS, a plastic material such as polyimide, polyamidoximine, polybutyl ketone or polyether oxime, glass, ruthenium wafer or the like can be used. Among these, glass, tantalum wafer, and SUS plate are preferable from the viewpoints of heat resistance, strength, and possibility of recycling.

支持體2b之厚度可考慮目的之強度或處理性而適當選擇,且宜為100至5000μm,而以300至2000μm更佳。 The thickness of the support 2b can be appropriately selected in consideration of the strength or handleability of the object, and is preferably from 100 to 5000 μm, more preferably from 300 to 2000 μm.

(暫時固定材之形成方法) (Method of forming temporary fixing materials)

暫時固定材2係藉由在支持體2b上形成熱膨脹性黏著劑層2a而製得。熱膨脹性黏著劑層可利用,例如,混合黏著劑、發泡劑(熱膨脹性微小球等)、及依需要之溶劑及其他添加劑等,形成片狀層之慣用方法形成。具體而言,例如,藉由以下方法可形成熱膨脹性黏著劑層,即,將包含黏著劑、發泡劑(熱膨脹性微小球等)、及依需要之溶劑及其他添加劑等之混合物,塗布在支持體2b上的方法,在適當分離件(剝離紙等)上塗布前述混合物而形成熱膨脹性黏著劑層,且將其轉印(轉移)在支持體2b上的方法等。 The temporary fixing material 2 is obtained by forming the heat-expandable pressure-sensitive adhesive layer 2a on the support 2b. The heat-expandable pressure-sensitive adhesive layer can be formed by, for example, a conventional method of forming a sheet-like layer by mixing an adhesive, a foaming agent (heat-expandable microspheres, etc.), and a solvent and other additives as needed. Specifically, for example, a heat-expandable pressure-sensitive adhesive layer can be formed by coating a mixture containing an adhesive, a foaming agent (heat-expandable microspheres, etc.), and a solvent and other additives as needed. The method of the support 2b is a method of applying the above mixture to a suitable separator (release paper or the like) to form a heat-expandable pressure-sensitive adhesive layer, and transferring (transferring) the same to the support 2b.

(熱膨脹性黏著劑層之熱膨脹方法) (The thermal expansion method of the heat-expandable adhesive layer)

在本實施形態中,熱膨脹性黏著劑層可藉由加熱而熱膨脹。加熱處理之方法可利用熱風乾燥機、近紅外線燈、空氣乾燥機等適當加熱裝置進行。加熱處理時之加熱溫度只要在熱膨脹性黏著劑層中之發泡劑(熱膨脹性微小球等)之發泡開始溫度(熱膨脹開始溫度)以上即可,但是加熱處理之條件可依據下述等來適當設定:依發泡劑(熱膨脹性微小球等)種類造成之接著面積減少性、包含支持體、半導 體晶片之研磨體之耐熱性、加熱方法(熱容量、加熱裝置等)等。一般之加熱處理條件係在溫度100℃至250℃,1秒鐘至90秒鐘(加熱板等)或5分鐘至15分鐘(熱風乾燥機等)。又,加熱處理時之熱源亦有可使用紅外線燈或加熱水之情形。 In the present embodiment, the heat-expandable pressure-sensitive adhesive layer can be thermally expanded by heating. The heat treatment method can be carried out by a suitable heating device such as a hot air dryer, a near-infrared lamp, or an air dryer. The heating temperature in the heat treatment may be equal to or higher than the foaming start temperature (thermal expansion start temperature) of the foaming agent (heat-expandable microsphere or the like) in the heat-expandable pressure-sensitive adhesive layer, but the conditions of the heat treatment may be as follows. Appropriate setting: reduction in area under the type of foaming agent (heat-expandable microspheres, etc.), including support, semi-conductor The heat resistance of the polishing body of the bulk wafer, the heating method (heat capacity, heating device, etc.), and the like. Typical heat treatment conditions are at a temperature of from 100 ° C to 250 ° C, from 1 second to 90 seconds (heating plate, etc.) or from 5 minutes to 15 minutes (hot air dryer, etc.). Further, the heat source during the heat treatment may also be an infrared lamp or a heated water.

(中間層) (middle layer)

在本實施形態中,熱膨脹性黏著劑層2a與支持體2b之間,亦可設有以提高密接力或加熱後之剝離性為目的之中間層(未圖示)。特佳的是設有橡膠狀有機彈性中間層作為中間層。如此,藉由設置橡膠狀有機彈性中間層,在將半導體晶片23接著於暫時固定材2上時(參照圖3A),可使熱膨脹性黏著劑層2a之表面良好地追隨半導體晶片23之表面形狀,而增大接著面積,並同時可在使研磨加工後之研磨體26自暫時固定材2加熱剝離時,高度地(精確地)控制熱膨脹性黏著劑層2a之加熱膨脹,而使熱膨脹性黏著劑層2a向厚度方向優先地且均一地膨脹。 In the present embodiment, an intermediate layer (not shown) for the purpose of improving the adhesion or the peeling property after heating may be provided between the heat-expandable pressure-sensitive adhesive layer 2a and the support 2b. It is particularly preferable to provide a rubbery organic elastic intermediate layer as an intermediate layer. By providing the rubber-like organic elastic intermediate layer, when the semiconductor wafer 23 is attached to the temporary fixing member 2 (see FIG. 3A), the surface of the heat-expandable adhesive layer 2a can follow the surface shape of the semiconductor wafer 23 well. When the polishing body 26 after the polishing process is heated and peeled off from the temporary fixing member 2, the heating expansion of the heat-expandable pressure-sensitive adhesive layer 2a is highly (accurately) controlled, and the heat-expandable adhesive is adhered. The agent layer 2a preferentially and uniformly expands in the thickness direction.

又,橡膠狀有機彈性中間層可夾在支持體2b之單面或兩面間。 Further, the rubber-like organic elastic intermediate layer may be sandwiched between one side or both sides of the support 2b.

橡膠狀有機彈性中間層,例如,宜藉由依據ASTM D-2240之D型肖氏D型硬度50以下,特別是40以下之天然橡膠、合成橡膠或具有橡膠彈性之合成樹脂形成。又,即使如聚氯乙烯等本質地具有硬質系聚合物,亦可藉由與可塑劑及柔軟劑等摻合劑等之組合呈現橡膠彈性。如此之組成物亦可作為前述橡膠狀有機彈性中間層之構成材料使 用。 The rubber-like organic elastic intermediate layer is preferably formed, for example, by a natural rubber, a synthetic rubber or a rubber-elastic synthetic resin having a D-type Shore D hardness of 50 or less according to ASTM D-2240, particularly 40 or less. Moreover, even if it has an intrinsic hard polymer, such as polyvinyl chloride, it can exhibit rubber elasticity by the combination with the admixtures, such as a plasticizer and softener. Such a composition can also be used as a constituent material of the rubbery organic elastic intermediate layer. use.

橡膠狀有機彈性中間層可藉以下形成方法形成,即,例如,將包含合成橡膠或橡膠彈性之合成樹脂等之橡膠狀有機彈性層形成材的塗布液塗布在基材上之方式(塗布法);將由前述橡膠狀有機彈性層形成材構成之薄膜、或在1層以上之熱膨脹性黏著劑層上由前述膠狀有機彈性層形成材構成之層預先形成之積層薄膜,與基材接著的方式(乾積層法);將包含基材之構成材料之樹脂組成物及包含前述膠狀有機彈性層形成材之樹脂組成物共擠出的方式(共擠出法)等。 The rubber-like organic elastic intermediate layer can be formed by the following formation method, that is, for example, a coating liquid of a rubber-like organic elastic layer forming material containing a synthetic rubber or a rubber-elastic synthetic resin or the like is applied onto a substrate (coating method). A film formed of the rubber-like organic elastic layer forming material or a laminated film formed of a layer composed of the gel-like organic elastic layer forming material on one or more layers of the heat-expandable adhesive layer, which is formed in advance with the substrate (dry layer method); a method of coextruding a resin composition including a constituent material of a substrate and a resin composition containing the gel-like organic elastic layer forming material (co-extrusion method).

又,橡膠狀有機彈性中間層可藉由以具有天然橡膠、及合成橡膠或具有橡膠彈性之合成樹脂為主成分的黏著性物質形成,且,亦可藉由以該成分為主體之發泡薄膜等形成。發泡可藉由慣用方法,例如,機械之攪拌方法、利用反應生成氣體之方法、使用發泡劑之方法、去除可溶性物質之方法、噴灑之方法、形成合成發泡體之方法、燒結法等進行。 Further, the rubber-like organic elastic intermediate layer can be formed by an adhesive material containing a natural rubber, a synthetic rubber or a synthetic resin having rubber elasticity as a main component, and can also be a foamed film mainly composed of the component. Formed. The foaming can be carried out by a conventional method, for example, a mechanical stirring method, a method of generating a gas by a reaction, a method using a foaming agent, a method of removing a soluble substance, a method of spraying, a method of forming a synthetic foam, a sintering method, and the like. get on.

橡膠狀有機彈性中間層之厚度係,例如,大約5μm至300μm,且宜為大約20μm至150μm。又,在中間層係例如橡膠狀有機彈性中間層之情形下,當橡膠狀有機彈性中間層之厚度過薄時,無法形成加熱發泡後之三維構造變化,有剝離性惡化之情形。 The thickness of the rubbery organic elastic intermediate layer is, for example, about 5 μm to 300 μm, and preferably about 20 μm to 150 μm. Further, in the case where the intermediate layer is, for example, a rubber-like organic elastic intermediate layer, when the thickness of the rubber-like organic elastic intermediate layer is too small, the three-dimensional structural change after the heating and foaming cannot be formed, and the peeling property is deteriorated.

橡膠狀有機彈性中間層可由單層,亦可由2以上層構成。 The rubber-like organic elastic intermediate layer may be composed of a single layer or a layer of two or more layers.

又,中間層在不損害暫時固定材之作用效果的範圍內,亦可包含各種添加劑(例如,著色劑、增黏劑、增量劑、填充劑、黏著賦予劑、可塑劑、抗老化劑、抗氧化劑、界面活性劑、交聯劑等)。 Further, the intermediate layer may contain various additives (for example, a colorant, a tackifier, an extender, a filler, an adhesion promoter, a plasticizer, an anti-aging agent, etc.) within a range that does not impair the effect of the temporary fixing material. Antioxidants, surfactants, crosslinkers, etc.).

(半導體晶片配置步驟) (Semiconductor wafer configuration step)

在半導體晶片配置步驟中,在上述暫時固定材2上配置多數半導體晶片23使其活性面A2對向於暫時固定材2(參照圖3A)。半導體晶片23之配置可使用倒裝晶片接合機或接粒機等之習知裝置。 In the semiconductor wafer disposing step, a plurality of semiconductor wafers 23 are placed on the temporary fixing member 2 such that the active surface A2 faces the temporary fixing member 2 (see FIG. 3A). The arrangement of the semiconductor wafer 23 can be a conventional device such as a flip chip bonding machine or a pelletizer.

半導體晶片23之配置之布局或配置數可依據暫時固定材2之形狀、尺寸及目的之封裝件生產數等適當設定,例如,可排列成多數行,且多數列之矩陣狀來配置。 The layout or arrangement number of the arrangement of the semiconductor wafers 23 can be appropriately set depending on the shape, size, and number of packages of the temporary fixing members 2, and for example, can be arranged in a plurality of rows, and a plurality of columns are arranged in a matrix.

(密封步驟) (sealing step)

在密封步驟中,以覆蓋多數半導體晶片23之方式將密封樹脂片21積層在暫時固定材2上而進行樹脂密封(參照圖3B)。密封樹脂片21積層在暫時固定材2上之方法可採用與第1實施形態同樣之條件。 In the sealing step, the sealing resin sheet 21 is laminated on the temporary fixing member 2 so as to cover the plurality of semiconductor wafers 23, and resin sealing is performed (see FIG. 3B). The method of laminating the sealing resin sheet 21 on the temporary fixing member 2 can be carried out under the same conditions as those of the first embodiment.

(密封體形成步驟) (sealing body forming step)

在密封體形成步驟中,對上述密封樹脂片21實施熱硬化處理而形成密封體25(參照圖3B)。密封樹脂片21之熱硬化處理條件可採用與第1實施形態同樣之條件。 In the sealing body forming step, the sealing resin sheet 21 is thermally hardened to form a sealing body 25 (see FIG. 3B). The conditions of the thermosetting treatment of the sealing resin sheet 21 can be the same as those in the first embodiment.

(研磨步驟) (grinding step)

在研磨步驟中,研磨密封體25之密封樹脂片21使與半導體晶片23之活性面A2相反之側的面23S露出而形成研磨 體26(參照圖3C)。研磨使用習知研磨裝置進行即可。 In the polishing step, the sealing resin sheet 21 of the sealing body 25 is exposed so that the surface 23S on the side opposite to the active surface A2 of the semiconductor wafer 23 is exposed to form a polishing. Body 26 (see Fig. 3C). Grinding can be carried out using a conventional polishing apparatus.

研磨體26中密封樹脂片之表面21S及半導體晶片之露出面23S的最小高低差係10μm以上,且宜為20μm以上,而以30μm以上更佳。藉由令研磨面G2之最小高低差在上述範圍內,可減少作用於研磨體26之因密封樹脂片21產生的收縮力,且可防止研磨體26之翹曲。 The minimum height difference between the surface 21S of the sealing resin sheet and the exposed surface 23S of the semiconductor wafer in the polishing body 26 is 10 μm or more, and is preferably 20 μm or more, and more preferably 30 μm or more. By setting the minimum height difference of the polishing surface G2 within the above range, the contraction force generated by the sealing resin sheet 21 acting on the polishing body 26 can be reduced, and the warpage of the polishing body 26 can be prevented.

(熱膨脹性黏著劑層剝離步驟) (heat-expandable adhesive layer peeling step)

在熱膨脹性黏著劑層剝離步驟中,加熱暫時固定材2使熱膨脹性黏著劑層2a熱膨脹,藉此在熱膨脹性黏著劑層2a與研磨體26間進行剝離(參照圖3D)。或者,亦可合適地採用在支持體2b與熱膨脹性黏著劑層2a之界面進行剝離,然後,在熱膨脹性黏著劑層2a與研磨體26之界面藉熱膨脹進行剝離的步驟。不論是哪一種情形,均可藉由加熱熱膨脹性黏著劑層2a使之熱膨脹,來使其接著力降低,而可容易地進行在熱膨脹性黏著劑層2a與研磨體26之界面之剝離。熱膨脹之條件可採用上述「熱膨脹性黏著劑層之熱膨脹方法」欄之條件。 In the heat-expandable pressure-sensitive adhesive layer peeling step, the temporary heat retaining material 2 is heated to thermally expand the heat-expandable pressure-sensitive adhesive layer 2a, thereby peeling off between the heat-expandable pressure-sensitive adhesive layer 2a and the polishing body 26 (see FIG. 3D). Alternatively, the step of peeling off at the interface between the support 2b and the heat-expandable pressure-sensitive adhesive layer 2a may be suitably carried out, and then peeling is performed by thermal expansion at the interface between the heat-expandable pressure-sensitive adhesive layer 2a and the polishing body 26. In either case, the heat-expandable pressure-sensitive adhesive layer 2a can be thermally expanded to lower the adhesion, and the peeling at the interface between the heat-expandable pressure-sensitive adhesive layer 2a and the polishing body 26 can be easily performed. The conditions for thermal expansion can be those described in the column "The thermal expansion method of the heat-expandable adhesive layer".

在此步驟中,亦可在半導體晶片23露出之狀態下,在再配線形成步驟之前藉由電漿處理等清潔研磨體26之表面。 In this step, the surface of the abrasive body 26 may be cleaned by plasma treatment or the like before the rewiring forming step in a state where the semiconductor wafer 23 is exposed.

(再配線形成步驟) (rewiring forming step)

在本實施形態中,宜進一步包含在研磨體26之半導體晶片23之活性面A2側之面B2上形成再配線29的再配線形成步驟。在再配線形成步驟中,剝離上述熱膨脹性黏著劑 層2a後,在研磨體26上形成與上述露出之半導體晶片23連接之再配線29(參照圖3E)。 In the present embodiment, it is preferable to further include a rewiring forming step of forming the rewiring 29 on the surface B2 on the active surface A2 side of the semiconductor wafer 23 of the polishing body 26. In the rewiring forming step, the above-mentioned heat-expandable adhesive is peeled off After the layer 2a, the rewiring 29 connected to the exposed semiconductor wafer 23 is formed on the polishing body 26 (see FIG. 3E).

再配線之形成方法,例如,利用真空成膜等之習知方法在露出之半導體晶片23上形成金屬片層,藉由半添加法等習知方法,可形成再配線29。 In the method of forming the rewiring, for example, a metal sheet layer is formed on the exposed semiconductor wafer 23 by a conventional method such as vacuum film formation, and the rewiring 29 can be formed by a conventional method such as a semi-additive method.

然後,亦可在再配線29及研磨體26上形成聚醯亞胺及PBO等之絕緣層。 Then, an insulating layer such as polyimide or PBO may be formed on the rewiring 29 and the polishing body 26.

(凸塊形成步驟) (bump forming step)

接著,亦可進行在已形成之再配線29上形成凸塊27之凸塊加工(參照圖3F)。凸塊加工可藉由焊料球及焊料鍍敷等習知方法進行。凸塊27之材質可合適地使用與第1實施形態同樣之材質。 Next, bump processing for forming the bumps 27 on the formed rewiring 29 can be performed (see FIG. 3F). The bump processing can be performed by a conventional method such as solder balls and solder plating. The material of the bump 27 can be suitably made of the same material as that of the first embodiment.

(晶片背面保護步驟) (wafer back protection step)

形成凸塊27後,為保護半導體晶片23之露出面23S,亦可再次樹脂密封研磨體26之研磨面G2(參照圖3C)。密封方法沒有特別限制,習知之將液狀或薄膜狀之密封樹脂塗布或黏貼在研磨面G2上,使其乾燥、硬化即可。又,此步驟可在研磨步驟後切割步驟前任一階段進行。 After the bumps 27 are formed, in order to protect the exposed surface 23S of the semiconductor wafer 23, the polishing surface G2 of the polishing body 26 may be resin-sealed again (see FIG. 3C). The sealing method is not particularly limited, and a liquid or film-like sealing resin is applied or adhered to the polishing surface G2 to dry and harden it. Again, this step can be carried out at any stage prior to the cutting step after the grinding step.

(切割步驟) (cutting step)

最後,進行由半導體晶片23、密封樹脂片21及再配線29等之要素構成之積層體的切割(參照圖3G)。藉此,可以半導體晶片單位製得將配線拉出至晶片區域外側的半導體封裝件28。切割方法可採用與第1實施形態同樣之方法。 Finally, the laminate of the semiconductor wafer 23, the sealing resin sheet 21, and the rewiring 29 is formed (see FIG. 3G). Thereby, the semiconductor package 28 which pulls the wiring out to the outside of the wafer region can be obtained in units of semiconductor wafers. The cutting method can be carried out in the same manner as in the first embodiment.

實施例 Example

以下,舉例地詳細說明該發明之較佳實施例。但是,記載於該實施例中之材料及摻合量等,除非特別限定之記載,不是該發明範圍只限定於該等之意思。又,份意味重量份。 Hereinafter, preferred embodiments of the invention will be described in detail by way of examples. However, the materials, blending amounts, and the like described in the examples are not limited to the meanings of the invention unless otherwise specified. Also, the portion means a part by weight.

[實施例1] [Example 1]

(密封樹脂片之製作) (Production of sealing resin sheet)

利用混合機混合以下成分,藉2軸混摻機在120℃下熔融混摻2分鐘,接著由T模擠出,藉此製成厚度500μm之密封樹脂片A。 The following components were mixed by a mixer, melt-blended at 120 ° C for 2 minutes by a 2-axis blender, and then extruded by a T die, thereby producing a sealing resin sheet A having a thickness of 500 μm.

環氧樹脂:雙酚F型環氧樹脂(新日鐵化學(股)製,YSLV-80XY(環氧當量200g/eq.,軟化點80℃)) 286份 Epoxy resin: bisphenol F type epoxy resin (made by Nippon Steel Chemical Co., Ltd., YSLV-80XY (epoxy equivalent 200g/eq., softening point 80 °C)) 286 parts

酚樹脂:具有聯苯芳烷骨架之酚樹脂(明和化學公司製,MEH-7851-SS(羥基當量203g/eq.,軟化點67℃))303份 Phenolic resin: phenol resin having a biphenyl aralkyl skeleton (manufactured by Mingwa Chemical Co., Ltd., MEH-7851-SS (hydroxy equivalent: 203 g/eq., softening point: 67 ° C)) 303 parts

硬化促進劑:作為硬化觸媒之咪唑系觸媒(四國化學工業(股)製,2PHZ-PW) 6份 Hardening accelerator: imidazole-based catalyst as a hardening catalyst (4PHZ-PW, manufactured by Shikoku Chemical Industry Co., Ltd.) 6 parts

彈性體:苯乙烯-異丁烯-苯乙烯腈嵌段共聚物(KANEKA(股)製,SIBSTAR 072T) 700份 Elastomer: styrene-isobutylene-styrene nitrile block copolymer (KANEKA (single), SIBSTAR 072T) 700 parts

無機填充劑:球狀熔融二氧化矽粉末(電氣化學工業公司製,FB-9454,平均粒徑20μm) 600份 Inorganic filler: spherical molten cerium oxide powder (manufactured by Electric Chemical Industry Co., Ltd., FB-9454, average particle size 20 μm) 600 parts

矽烷耦合劑:含環氧基矽烷耦合劑(信越化學工業(股)製,KBM-403) 5份 矽Case coupling agent: Epoxy decane coupling agent (manufactured by Shin-Etsu Chemical Co., Ltd., KBM-403) 5 parts

碳黑(三菱化學(股)製,#20) 5份 Carbon black (Mitsubishi Chemical Co., Ltd., #20) 5 parts

[實施例2] [Embodiment 2]

(密封樹脂片之製作) (Production of sealing resin sheet)

利用混合機混合以下成分,藉2軸混摻機在120℃下熔融混摻2分鐘,接著由T模擠出,藉此製成厚度500μm之密封樹脂片C。 The following components were mixed by a mixer, melt-blended at 120 ° C for 2 minutes by a 2-axis blender, and then extruded by a T die, whereby a sealing resin sheet C having a thickness of 500 μm was formed.

固形環氧樹脂(日本化藥(股)製,EPPN-501-HY)100份 Solid epoxy resin (made by Nippon Kayaku Co., Ltd., EPPN-501-HY) 100 parts

酚樹脂:具有聯苯芳烷骨架之酚樹脂(明和化學公司製,MEH-7851-SS(羥基當量203g/eq.,軟化點67℃))60份 Phenolic resin: phenol resin having a biphenyl aralkyl skeleton (manufactured by Mingwa Chemical Co., Ltd., MEH-7851-SS (hydroxy equivalent: 203 g/eq., softening point: 67 ° C)) 60 parts

硬化促進劑:作為硬化觸媒之咪唑系觸媒(四國化學工業(股)製,2PHZ-PW) 3份 Hardening accelerator: imidazole-based catalyst as a hardening catalyst (4PHZ-PW, manufactured by Shikoku Chemical Industry Co., Ltd.) 3 parts

丙烯酸共聚物(由BA(丙烯酸丁酯):AN(丙烯腈):GMA(縮水甘油丙烯酸酯)=85:8:7重量%構成之重量平均分子量800,000的共聚物) 100份 Acrylic copolymer (copolymer composed of BA (butyl acrylate): AN (acrylonitrile): GMA (glycidyl acrylate) = 85:8:7 wt%, weight average molecular weight 800,000) 100 parts

無機填充劑:球狀熔融二氧化矽粉末(電氣化學工業公司製,FB-9454,平均粒徑20μm) 180份 Inorganic filler: spherical molten cerium oxide powder (made by Electric Chemical Industry Co., Ltd., FB-9454, average particle size 20 μm) 180 parts

碳黑(三菱化學(股)製,#20) 1份 Carbon black (Mitsubishi Chemical Co., Ltd., #20) 1 copy

[比較例1] [Comparative Example 1]

(密封樹脂片之製作) (Production of sealing resin sheet)

利用混合機混合以下成分,藉2軸混摻機在120℃下熔融混摻2分鐘,接著由T模擠出,藉此製成厚度500μm之密封樹脂片B。 The following components were mixed by a mixer, melt-blended at 120 ° C for 2 minutes by a 2-axis blender, and then extruded by a T die, thereby producing a sealing resin sheet B having a thickness of 500 μm.

環氧樹脂:雙酚F型環氧樹脂(新日鐵化學(股)製,YSLV-80XY(環氧當量200g/eq.,軟化點80℃)) 169份 Epoxy resin: bisphenol F type epoxy resin (manufactured by Nippon Steel Chemical Co., Ltd., YSLV-80XY (epoxy equivalent 200 g/eq., softening point 80 ° C)) 169 parts

酚樹脂:具有聯苯芳烷骨架之酚樹脂(明和化學公司製,MEH-7851-SS(羥基當量203g/eq.,軟化點67℃))179份 Phenolic resin: phenol resin having a biphenyl aralkyl skeleton (manufactured by Mingwa Chemical Co., Ltd., MEH-7851-SS (hydroxy equivalent: 203 g/eq., softening point: 67 ° C)) 179 parts

硬化促進劑:作為硬化觸媒之咪唑系觸媒(四國化學工業(股)製,2PHZ-PW) 6份 Hardening accelerator: imidazole-based catalyst as a hardening catalyst (4PHZ-PW, manufactured by Shikoku Chemical Industry Co., Ltd.) 6 parts

彈性體:苯乙烯-異丁烯-苯乙烯腈嵌段共聚物(KANEKA(股)製,SIBSTAR 072T) 152份 Elastomer: styrene-isobutylene-styrene nitrile block copolymer (KANEKA (single), SIBSTAR 072T) 152 parts

無機填充劑:球狀熔融二氧化矽粉末(電氣化學工業公司製,FB-9454,平均粒徑20μm) 2400份 Inorganic filler: spherical molten cerium oxide powder (manufactured by Electric Chemical Industry Co., Ltd., FB-9454, average particle size 20 μm) 2400 parts

矽烷耦合劑:含環氧基矽烷耦合劑(信越化學工業(股)製,KBM-403) 5份 矽Case coupling agent: Epoxy decane coupling agent (manufactured by Shin-Etsu Chemical Co., Ltd., KBM-403) 5 parts

碳黑(三菱化學(股)製,#20) 5份 Carbon black (Mitsubishi Chemical Co., Ltd., #20) 5 parts

阻燃劑:偶磷氮化合物(伏見製藥所(股)製,FP-100)89份 Flame retardant: azo-phosphorus compound (Fushi Pharmaceutical Co., Ltd., FP-100) 89 parts

(密封樹脂片之儲存彈性模數之測量) (Measurement of storage elastic modulus of sealing resin sheet)

儲存彈性模數之測量係使用固體黏彈性測量裝置(Rheometric Scientific公司製:形式:RSA-III)進行。具體而言,藉由下述方法獲得,即,將各密封樹脂片在150℃下加熱1小時使其硬化,由該硬化物將樣本尺寸作成長度400mm×寬度2mm×厚度80μm而獲得測量試料後,將測量試料固定在薄膜拉伸測量用夾具且在頻率1Hz、升溫速度10℃/分、應變0.05%之條件下測量-50至300℃之溫度區域內之儲存彈性模數及損失彈性模數,且讀取在25℃下之儲存彈性模數(E')。 The measurement of the storage elastic modulus was carried out using a solid viscoelasticity measuring device (manufactured by Rheometric Scientific: Form: RSA-III). Specifically, it was obtained by heating each of the sealing resin sheets at 150 ° C for 1 hour, and the sample size was made into a length of 400 mm × a width of 2 mm × a thickness of 80 μm to obtain a measurement sample. The measurement elastic modulus and the loss elastic modulus are measured in a temperature range of -50 to 300 ° C under the conditions of a frequency of 1 Hz, a temperature increase rate of 10 ° C / min, and a strain of 0.05%. And read the storage elastic modulus (E') at 25 °C.

(密封樹脂片之肖氏D硬度之測量) (Measurement of Shore D hardness of sealing resin sheet)

藉以下方法獲得,即,使用積層機積層各密封樹脂片使其成為2mm厚,在150℃下加熱該積層體使其熱硬化後,依據JIS K 7215,使用硬度計(MITUTOYO(股)製,塑膠用硬度計),讀取在25℃之測量值。 It is obtained by laminating each sealing resin sheet to a thickness of 2 mm using a laminator, heating the laminate at 150 ° C to thermally harden it, and using a hardness meter (MITUTOYO Co., Ltd., according to JIS K 7215, Plastic hardness tester), read the measured value at 25 °C.

(半導體封裝件之製作) (Production of semiconductor package)

在矽插入物上倒裝晶片安裝以下規格之半導體晶片,準備晶片安裝插入物,該晶片安裝插入物係藉雙酚A型環氧系硬化性底部填充材源極電極在晶片-插入物之間。 Flip-chip mounted on a tantalum insert to mount a semiconductor wafer of the following specifications, preparing a wafer-mounting insert using a bisphenol A epoxy-based hardenable underfill source electrode between the wafer-insert .

<半導體晶片> <Semiconductor wafer>

半導體晶片尺寸:7.3mm□(厚度400μm) Semiconductor wafer size: 7.3mm □ (thickness 400μm)

凸塊材質:Cu 30μm厚,Sn-Ag 15μm厚 Bump material: Cu 30μm thick, Sn-Ag 15μm thick

凸塊數:544凸塊 Number of bumps: 544 bumps

凸塊間距:50μm Bump pitch: 50μm

晶片數:16個(4個×4個) Number of wafers: 16 (4 x 4)

<矽插入物> <矽 Insert>

直徑:8英吋 Diameter: 8 inches

厚度:730μm Thickness: 730μm

電極:矽穿孔(直徑:30μm) Electrode: 矽 perforation (diameter: 30μm)

在製得之晶片安裝插入物上,在以下所示之加熱加壓條件下,藉由真空壓製分別黏貼密封樹脂片A至C。 On the obtained wafer mounting insert, the sealing resin sheets A to C were respectively adhered by vacuum pressing under the conditions of heat and pressure shown below.

<黏貼條件> <Adhesive condition>

溫度:90℃ Temperature: 90 ° C

加壓力:0.5MPa Pressure: 0.5MPa

真空度:2000Pa Vacuum degree: 2000Pa

壓製時間:3分 Press time: 3 points

開放於大氣後,在熱風乾燥機中,於180℃、1小時之條件下使密封樹脂片熱硬化,製得密封體。接著,使用研磨裝置(DISCO(股)製,表面鉋床「DFS8910」)研磨,藉此在研磨車刀之周速度1000m/分、饋送間距100μm、切入深度10μm之條件下,共同薄化密封體與半導體晶片到半導體晶片之厚度為100μm為止,藉此製成研磨體。 After opening to the atmosphere, the sealing resin sheet was thermally cured in a hot air dryer at 180 ° C for 1 hour to obtain a sealed body. Subsequently, it was ground using a polishing apparatus (manufactured by DISCO, surface planer "DFS8910"), whereby the sealing body was thinned together under the conditions of a peripheral speed of the grinding turning tool of 1000 m/min, a feeding pitch of 100 μm, and a cutting depth of 10 μm. The thickness of the semiconductor wafer to the semiconductor wafer was 100 μm, whereby an abrasive body was produced.

將製得之研磨體之矽插入物之露出面(與已黏貼密封樹脂片之面相反之側的面),藉由(DISCO製,「DGP8761」)研磨至矽插入物之厚度為100μm為止。 The exposed surface of the obtained abrasive insert (the side opposite to the surface on which the sealing resin sheet was pasted) was polished by (DISCO, "DGP8761") until the thickness of the tantalum insert was 100 μm.

在矽插入物之研磨面上塗布聚醯胺酸(3,4',3,4'-聯苯四羧酸二酐與4,4'-二胺二苯醚、對苯二胺反應而得者),使其熱硬化,形成厚度10μm之聚醯亞胺層。在對應於矽穿孔之位置,藉雷射加工形成開口,使該孔露出。在包含開口之聚醯亞胺層表面上,藉鍍敷依序形成金膜、鎳膜。又,依鉻、銅之順序實施濺鍍,以形成種膜(鉻層之厚度20nm、銅層之厚度100nm),藉由電解銅鍍敷形成具有預定配線圖案之再配線層,且藉此製成半導體封裝件。 Coating polyglycine (3,4',3,4'-biphenyltetracarboxylic dianhydride with 4,4'-diamine diphenyl ether and p-phenylenediamine on the polished surface of the ruthenium insert Then, it is thermally cured to form a polyimide layer having a thickness of 10 μm. At a position corresponding to the perforation of the crucible, an opening is formed by laser processing to expose the aperture. On the surface of the polyimide layer containing the opening, a gold film or a nickel film is sequentially formed by plating. Further, sputtering is performed in the order of chromium and copper to form a seed film (the thickness of the chromium layer is 20 nm, and the thickness of the copper layer is 100 nm), and a rewiring layer having a predetermined wiring pattern is formed by electrolytic copper plating. Into a semiconductor package.

(研磨面之最小高低差之測量) (measurement of the minimum height difference of the polished surface)

使用實施例及比較例之半導體封裝件,且使用觸針式表面形狀測量器(「Dektak8」,ULVAC(股)公司製)測量半導體封裝件之研磨面中密封樹脂片之表面與半導體晶片之露出面的最小高低差。具體而言,如圖4所示,每1次一行 及一列地掃描表面以包含配置成矩陣狀之半導體晶片13的各行及各列,藉此求得研磨面之表面形狀,且依據該表面形狀算出最小高低差。 The semiconductor package of the embodiment and the comparative example was used, and the surface of the sealing resin sheet and the exposure of the semiconductor wafer in the polished surface of the semiconductor package were measured using a stylus type surface shape measuring device ("Dektak 8", manufactured by ULVAC Co., Ltd.). The minimum height difference of the face. Specifically, as shown in FIG. 4, one line per time And scanning the surface in a row to include the rows and columns of the semiconductor wafers 13 arranged in a matrix, thereby obtaining the surface shape of the polished surface, and calculating the minimum height difference based on the surface shape.

(半導體封裝件之翹曲之評價) (Evaluation of warpage of semiconductor package)

使用實施例及比較例之半導體封裝件,如圖4所示,沿半導體晶片之矩陣之2條對角線掃描表面2次,藉此求得沿各對角線之表面形狀,算出合計4點之晶圓端部高度平均與中央部高度差之絕對值作為表面翹曲量。半導體封裝件之表面翹曲量為1.5mm以下時評價為「○」,超過1.5mm時評價為「×」。結果分別顯示於表1中。 Using the semiconductor packages of the examples and the comparative examples, as shown in FIG. 4, the surface was scanned twice along the diagonal of the matrix of the semiconductor wafer, thereby obtaining the surface shape along each diagonal line, and calculating a total of 4 points. The absolute value of the height difference between the wafer end height and the center portion is taken as the surface warpage amount. When the surface warpage amount of the semiconductor package was 1.5 mm or less, it was evaluated as "○", and when it was more than 1.5 mm, it was evaluated as "X". The results are shown in Table 1, respectively.

如由表1可知,實施例1及2中,研磨後之最小高低差係10μm以上,因此可製作抑制半導體封裝件之翹曲,且產率佳之高信賴性半導體封裝件。另一方面,比較例1之半導體封裝件由於最小高低差小於10μm,結果半導體封裝件產生翹曲,在產率及信賴性方面不佳。 As can be seen from Table 1, in the first and second embodiments, since the minimum height difference after polishing is 10 μm or more, it is possible to produce a highly reliable semiconductor package which suppresses warpage of the semiconductor package and has a good yield. On the other hand, in the semiconductor package of Comparative Example 1, since the minimum height difference is less than 10 μm, the semiconductor package is warped, which is not preferable in terms of productivity and reliability.

11‧‧‧密封樹脂片 11‧‧‧ Sealing resin sheet

12A‧‧‧半導體晶圓 12A‧‧‧Semiconductor Wafer

13‧‧‧半導體晶片 13‧‧‧Semiconductor wafer

15‧‧‧密封體 15‧‧‧ Sealing body

Claims (10)

一種半導體封裝件之製造方法,包含:密封體形成步驟,係形成一或多數半導體晶片已埋入密封樹脂片之密封體;及研磨步驟,係研磨前述密封體之前述密封樹脂片使與前述半導體晶片之活性面相反側的表面露出而形成研磨體,前述研磨體中前述密封樹脂片之表面與前述半導體晶片之露出面的最小高低差係10μm以上。 A method of manufacturing a semiconductor package, comprising: a sealing body forming step of forming a sealing body in which one or more semiconductor wafers are embedded in a sealing resin sheet; and a polishing step of polishing the sealing resin sheet of the sealing body to form the semiconductor The surface opposite to the active surface of the wafer is exposed to form a polishing body, and the minimum height difference between the surface of the sealing resin sheet and the exposed surface of the semiconductor wafer in the polishing body is 10 μm or more. 如請求項1之半導體封裝件之製造方法,其中在150℃下實施1小時熱硬化處理後之前述密封樹脂片在25℃下之肖氏D硬度係20以上且60以下。 The method for producing a semiconductor package according to claim 1, wherein the sealing resin sheet after the heat hardening treatment at 150 ° C for 1 hour has a Shore D hardness of 20 or more and 60 or less at 25 ° C. 如請求項1之半導體封裝件之製造方法,其中在150℃下實施1小時熱硬化處理後之前述密封樹脂片在25℃下之儲存彈性模數係0.1GPa以上且3GPa以下。 The method for producing a semiconductor package according to claim 1, wherein the sealing resin sheet after the heat curing treatment at 150 ° C for 1 hour has a storage elastic modulus of 0.1 GPa or more and 3 GPa or less at 25 ° C. 如請求項1之半導體封裝件之製造方法,其中前述密封體形成步驟中,係將已倒裝晶片連接至半導體晶圓之前述半導體晶片埋入前述密封樹脂片,來形成前述密封體。 The method of manufacturing a semiconductor package according to claim 1, wherein in the sealing body forming step, the sealing resin is formed by embedding the semiconductor wafer in which the flip chip is connected to the semiconductor wafer into the sealing resin sheet. 如請求項1之半導體封裝件之製造方法,其中前述密封體形成步驟中,係將已固定至暫時固定材之前述半導體晶片埋入前述密封樹脂片,來形成前述密封體。 The method of manufacturing a semiconductor package according to claim 1, wherein in the sealing body forming step, the semiconductor wafer fixed to the temporary fixing material is embedded in the sealing resin sheet to form the sealing body. 如請求項1至5中任一項之半導體封裝件之製造方法,其 更包含一背面研磨步驟,係於前述研磨步驟後,研磨前述研磨體之前述半導體晶片之活性面側表面。 A method of manufacturing a semiconductor package according to any one of claims 1 to 5, Further, a back grinding step is performed to polish the active surface side surface of the semiconductor wafer of the polishing body after the polishing step. 如請求項1至5中任一項之半導體封裝件之製造方法,其更包含一再配線形成步驟,係於前述研磨步驟後,在前述研磨體之前述半導體晶片之活性面側表面形成再配線。 The method of manufacturing a semiconductor package according to any one of claims 1 to 5, further comprising a rewiring forming step of forming a rewiring on an active surface side surface of the semiconductor wafer of the polishing body after the polishing step. 如請求項6之半導體封裝件之製造方法,其更包含一再配線形成步驟,係於前述背面研磨步驟後,在前述研磨體之前述半導體晶片之活性面側表面形成再配線。 The method of manufacturing a semiconductor package according to claim 6, further comprising a rewiring forming step of forming a rewiring on an active surface side surface of the semiconductor wafer of the polishing body after the back grinding step. 如請求項7之半導體封裝件之製造方法,其使用多數前述半導體晶片,且更包含一切割步驟,係於前述再配線形成步驟後,以目的之半導體晶片單位切割前述研磨體。 A method of manufacturing a semiconductor package according to claim 7, wherein a plurality of the semiconductor wafers are used, and further comprising a dicing step of dicing the polishing body in units of the desired semiconductor wafer after the rewiring forming step. 如請求項8之半導體封裝件之製造方法,其使用多數前述半導體晶片,且更包含一切割步驟,係於前述再配線形成步驟後,以目的之半導體晶片單位切割前述研磨體。 A method of manufacturing a semiconductor package according to claim 8, wherein a plurality of the semiconductor wafers are used, and further comprising a dicing step of dicing the polishing body in units of the desired semiconductor wafer after the rewiring forming step.
TW103125708A 2013-08-07 2014-07-28 Method for producing semiconductor package TW201513196A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013164355 2013-08-07
JP2014126129A JP2015053469A (en) 2013-08-07 2014-06-19 Method for manufacturing semiconductor package

Publications (1)

Publication Number Publication Date
TW201513196A true TW201513196A (en) 2015-04-01

Family

ID=52461155

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103125708A TW201513196A (en) 2013-08-07 2014-07-28 Method for producing semiconductor package

Country Status (3)

Country Link
JP (1) JP2015053469A (en)
TW (1) TW201513196A (en)
WO (1) WO2015019816A1 (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6224188B1 (en) 2016-08-08 2017-11-01 太陽インキ製造株式会社 Semiconductor encapsulant
CN106206383A (en) * 2016-09-05 2016-12-07 江苏纳沛斯半导体有限公司 Film forming method and semiconductor structure
WO2018047770A1 (en) * 2016-09-08 2018-03-15 住友ベークライト株式会社 Method for manufacturing semiconductor device
JP7257731B2 (en) * 2016-12-28 2023-04-14 日東電工株式会社 resin sheet
JP7012489B2 (en) 2017-09-11 2022-01-28 ローム株式会社 Semiconductor device
WO2023007923A1 (en) * 2021-07-30 2023-02-02 株式会社村田製作所 Multilayer ceramic capacitor, circuit module and method for producing circuit module

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4567986B2 (en) * 2000-03-17 2010-10-27 パナソニック株式会社 Electrical element built-in module and manufacturing method thereof
US7297370B2 (en) * 2004-12-22 2007-11-20 General Electric Company Curable encapsulant composition, device including same, and associated method
US7880317B2 (en) * 2005-11-22 2011-02-01 Sony Corporation Semiconductor device and method of manufacturing semiconductor device
JP2009256466A (en) * 2008-04-16 2009-11-05 Sekisui Chem Co Ltd Adhesive for electronic part
JP5385247B2 (en) * 2010-12-03 2014-01-08 信越化学工業株式会社 Wafer mold material and semiconductor device manufacturing method
JP2012227441A (en) * 2011-04-21 2012-11-15 Sumitomo Bakelite Co Ltd Semiconductor device manufacturing method and semiconductor device
JP5961055B2 (en) * 2012-07-05 2016-08-02 日東電工株式会社 Sealing resin sheet, electronic component package manufacturing method, and electronic component package

Also Published As

Publication number Publication date
WO2015019816A1 (en) 2015-02-12
JP2015053469A (en) 2015-03-19

Similar Documents

Publication Publication Date Title
JP5961055B2 (en) Sealing resin sheet, electronic component package manufacturing method, and electronic component package
TWI616476B (en) Thermosetting resin sheet and method of manufacturing electronic component package
JP5837381B2 (en) Manufacturing method of semiconductor device
TW201513195A (en) Method for producing semiconductor package
JP6484061B2 (en) Manufacturing method of electronic component package
TWI606925B (en) Thermosetting sealing resin sheet and manufacturing method of electronic part package
TW201513196A (en) Method for producing semiconductor package
US10128131B2 (en) Sealing sheet with separators on both surfaces, and method for manufacturing semiconductor device
WO2015060106A1 (en) Semiconductor package manufacturing method
WO2014196296A1 (en) Method for manufacturing semiconductor device
JP6041933B2 (en) Method for manufacturing thermosetting resin sheet and electronic component package
WO2016031579A1 (en) Method for manufacturing semiconductor device, and sealing sheet
WO2014083974A1 (en) Semiconductor-device manufacturing method
JP2015126129A (en) Method of manufacturing electronic component package
JP6721963B2 (en) Bump root reinforcement sheet
JP2015126131A (en) Method of manufacturing electronic component package
JP2017084973A (en) Method of manufacturing primary mounting semiconductor device
JP2015126130A (en) Method of manufacturing electronic component package