TW201434358A - Printed circuit board structure with heat dissipation function - Google Patents
Printed circuit board structure with heat dissipation function Download PDFInfo
- Publication number
- TW201434358A TW201434358A TW102128942A TW102128942A TW201434358A TW 201434358 A TW201434358 A TW 201434358A TW 102128942 A TW102128942 A TW 102128942A TW 102128942 A TW102128942 A TW 102128942A TW 201434358 A TW201434358 A TW 201434358A
- Authority
- TW
- Taiwan
- Prior art keywords
- circuit board
- printed circuit
- board structure
- pad
- package substrate
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0209—External configuration of printed circuit board adapted for heat dissipation, e.g. lay-out of conductors, coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
- H05K1/0203—Cooling of mounted components
- H05K1/0204—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate
- H05K1/0206—Cooling of mounted components using means for thermal conduction connection in the thickness direction of the substrate by printed thermal vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09609—Via grid, i.e. two-dimensional array of vias or holes in a single plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/0979—Redundant conductors or connections, i.e. more than one current path between two points
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10727—Leadless chip carrier [LCC], e.g. chip-modules for cards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10969—Metallic case or integral heatsink of component electrically connected to a pad on PCB
Abstract
Description
本發明係關於印刷電路板(printed circuit board),且特別是關於一種具散熱功能之印刷電路板結構。 The present invention relates to a printed circuit board, and more particularly to a printed circuit board structure having a heat dissipation function.
隨著電腦技術的發展,電子元件已於高速下操作。然而,電子裝置(electronic device)的操作速度越快,則其將產生了更多的熱能(heat)。倘若所產生的熱能無法妥善的逸散,則將嚴重衝擊電子元件的操作穩定度。一般來說,為了確保電子裝置的正常操作,可使用一散熱裝置(heat dissipation device)以逸散由電子裝置所產生的熱能。 With the development of computer technology, electronic components have been operated at high speeds. However, the faster the electronic device operates, the more heat it will produce. If the generated thermal energy is not properly dissipated, it will seriously impact the operational stability of the electronic components. In general, to ensure proper operation of the electronic device, a heat dissipation device can be used to dissipate the thermal energy generated by the electronic device.
一般來說,接觸位於一印刷電路板上之一電子裝置之一散熱元件係採用由如銅合金之實體金屬所形成之散熱片(heat sink),其具有類鰭狀外型(fin-like configuration)。 Generally, a heat dissipating component of an electronic device that is in contact with a printed circuit board is a heat sink formed of a solid metal such as a copper alloy, which has a fin-like configuration. ).
然而,散熱片的使用增加了包含此印刷電路板與電子裝置之一電子裝置封裝物之製造成本與製造時間。因此,便需要一種新穎的具散熱功能之印刷電路板結構,其可免除散熱片的使用。 However, the use of heat sinks increases the manufacturing cost and manufacturing time of electronic device packages including one of such printed circuit boards and electronic devices. Therefore, there is a need for a novel heat-dissipating printed circuit board structure that eliminates the use of heat sinks.
依據一實施例,本發明提供了一種具散熱功能之印刷電路板結構,包含:一封裝基板;一銲墊,形成於該封裝 基板之一第一表面之一部上,其中該銲墊具有一長方形外型且具有數個邊角;複數個接地線,形成於該封裝基板之數部上,分別實體連結於至少該銲墊之該些邊角之兩個邊角上;一第一貫孔,自該銲墊之一中央處穿透該銲墊與該封裝基板;以及複數個第二貫孔,大體自鄰近該銲墊之該些邊角之一處穿透該銲墊與該封裝基板,其中該些第二貫孔係分別鄰近於該些接地線之一。 According to an embodiment, the present invention provides a printed circuit board structure having a heat dissipation function, comprising: a package substrate; a solder pad formed in the package One of the first surfaces of the substrate, wherein the solder pad has a rectangular shape and has a plurality of corners; a plurality of ground lines are formed on the plurality of package substrates, and are physically coupled to at least the pads a plurality of corners of the corners; a first through hole penetrating the pad and the package substrate from a center of the pad; and a plurality of second through holes substantially adjacent to the pad One of the corners penetrates the pad and the package substrate, wherein the second through holes are respectively adjacent to one of the ground lines.
以上所述之具散熱功能之印刷電路板結構可免除散熱片的使用,從而節省製造成本及製造時間。 The above-mentioned heat-dissipating printed circuit board structure can eliminate the use of the heat sink, thereby saving manufacturing cost and manufacturing time.
100‧‧‧印刷電路板結構 100‧‧‧Printed circuit board structure
102‧‧‧封裝基板 102‧‧‧Package substrate
104‧‧‧阻銲層 104‧‧‧solder layer
110‧‧‧銲墊 110‧‧‧ solder pads
120‧‧‧導線 120‧‧‧ wire
120’‧‧‧接地線 120’‧‧‧ Grounding wire
130‧‧‧接地線 130‧‧‧ Grounding wire
140‧‧‧接地線 140‧‧‧Grounding wire
150‧‧‧區域 150‧‧‧Area
160‧‧‧貫孔 160‧‧‧through holes
170‧‧‧貫孔 170‧‧‧through holes
175‧‧‧貫孔 175‧‧‧through holes
180‧‧‧貫孔 180‧‧‧through holes
190‧‧‧導電層 190‧‧‧ Conductive layer
195‧‧‧導電層 195‧‧‧ Conductive layer
300‧‧‧印刷電路板結構 300‧‧‧Printed circuit board structure
310‧‧‧接地線 310‧‧‧ Grounding wire
320‧‧‧貫孔 320‧‧‧through holes
330‧‧‧接地線 330‧‧‧ Grounding wire
340‧‧‧貫孔 340‧‧‧through holes
400‧‧‧印刷電路板結構 400‧‧‧Printed circuit board structure
500‧‧‧印刷電路板結構 500‧‧‧Printed circuit board structure
W1‧‧‧線寬 W1‧‧‧ line width
W2‧‧‧線寬 W2‧‧‧ line width
D1‧‧‧直徑 D1‧‧‧ diameter
D2‧‧‧直徑 D2‧‧‧ diameter
A‧‧‧頂面 A‧‧‧ top surface
B‧‧‧底面 B‧‧‧ bottom
第1圖為一上視示意圖,顯示了依據本發明之一實施例之一種具散熱功能之印刷電路板結構。 1 is a top plan view showing a printed circuit board structure having a heat dissipation function according to an embodiment of the present invention.
第2圖為一剖面示意圖,顯示了第1圖中具散熱功能之印刷電路板結構沿線段2-2之情形。 Fig. 2 is a schematic cross-sectional view showing the structure of the printed circuit board having the heat dissipation function in Fig. 1 along line 2-2.
第3圖為一下視示意圖,顯示了如第1圖所示之一種具散熱功能之印刷電路板結構。 Fig. 3 is a schematic side view showing a printed circuit board structure having a heat dissipation function as shown in Fig. 1.
第4圖為一上視示意圖,顯示了依據本發明之另一實施例之一種具散熱功能之印刷電路板結構。 Figure 4 is a top plan view showing a printed circuit board structure having a heat dissipation function according to another embodiment of the present invention.
第5圖為一上視示意圖,顯示了依據本發明之又一實施例之一種具散熱功能之印刷電路板結構。 Figure 5 is a top plan view showing a printed circuit board structure having a heat dissipation function according to still another embodiment of the present invention.
第6圖為一上視示意圖,顯示了依據本發明之另一實施例之一種具散熱功能之印刷電路板結構。 Figure 6 is a top plan view showing a printed circuit board structure having a heat dissipation function according to another embodiment of the present invention.
第7圖為一上視示意圖,顯示了依據本發明之又一實施例 之一種具散熱功能之印刷電路板結構。 Figure 7 is a top plan view showing another embodiment in accordance with the present invention. A printed circuit board structure with heat dissipation function.
第8圖為一剖面示意圖,顯示了第7圖中具散熱功能之印刷電路板結構沿線段8-8之情形。 Fig. 8 is a schematic cross-sectional view showing the case of the printed circuit board structure having the heat dissipation function in Fig. 7 along the line segment 8-8.
第9圖為一下視示意圖,顯示了如第7圖所示之具散熱功能之印刷電路板結構。 Fig. 9 is a schematic side view showing the structure of a printed circuit board having a heat dissipation function as shown in Fig. 7.
在說明書及後續的申請專利範圍當中使用了某些詞彙來指稱特定的元件。所屬領域中具有通常知識者應可理解,製造商可能會用不同的名詞來稱呼同樣的元件。本說明書及後續的申請專利範圍並不以名稱的差異來作為區別元件的方式,而是以元件在功能上的差異來作為區別的基準。在通篇說明書及後續的請求項當中所提及的「包含」係為一開放式的用語,故應解釋成「包含但不限定於」。此外,「耦接」一詞在此係包含任何直接及間接的電氣連接手段。因此,若文中描述一第一裝置電性連接於一第二裝置,則代表該第一裝置可直接連接於該第二裝置,或透過其他裝置或連接手段間接地連接至該第二裝置。 Certain terms are used throughout the description and following claims to refer to particular elements. It should be understood by those of ordinary skill in the art that manufacturers may refer to the same elements by different nouns. The scope of this specification and the subsequent patent application do not use the difference of the names as the means for distinguishing the elements, but the differences in the functions of the elements as the basis for the distinction. The term "including" as used throughout the specification and subsequent claims is an open term and should be interpreted as "including but not limited to". In addition, the term "coupled" is used herein to include any direct and indirect electrical connection. Therefore, if a first device is electrically connected to a second device, it means that the first device can be directly connected to the second device or indirectly connected to the second device through other devices or connection means.
請參照第1-3圖,顯示了為依據本發明之一實施例之具散熱功能之一種印刷電路板結構100,其可免除於一電子裝置封裝物上之散熱片(heat sink)的使用,其中第1圖顯示了印刷電路板結構100之一上視示意圖,而第2圖顯示了第1圖中印刷電路板結構100沿線段2-2之剖面示意圖,以及第3圖顯示了第1圖中之印刷電路板結構100之一下視示意圖。 Referring to Figures 1-3, there is shown a printed circuit board structure 100 having a heat dissipation function in accordance with an embodiment of the present invention, which eliminates the use of heat sinks on an electronic device package. 1 shows a top view of a printed circuit board structure 100, and FIG. 2 shows a cross-sectional view of the printed circuit board structure 100 along line 2-2 in FIG. 1, and FIG. 3 shows a first view. A schematic view of one of the printed circuit board structures 100 is shown.
請參照第1圖,部份繪示了用於電子裝置封裝物(未 顯示)之一種具散熱功能之印刷電路板結構100。於此印刷電路板結構100上定義有用於容納一電子裝置封裝物之一區域150,而此電子裝置封裝物為採用非球柵陣列物(non-BGA)形態所封裝形成之具特定功能之一半導體晶片,例如為小型化封裝物(small outline package,SOP)、四方扁平封裝物(quad flat package,QFP)或四方扁平無引腳封裝物(quad flat no-lead package,QFN package)。此外,此印刷電路板結構100包含一銲墊(landing pad)110、數個導線(conductive traces)120以及兩接地線(ground traces)130與140。 Please refer to Figure 1 for a partial illustration of the package for electronic devices (not A printed circuit board structure 100 having a heat dissipation function is shown. An area 150 for accommodating an electronic device package is defined on the printed circuit board structure 100, and the electronic device package is one of specific functions formed by being packaged in a non-BGA form. The semiconductor wafer is, for example, a small outline package (SOP), a quad flat package (QFP), or a quad flat no-lead package (QFN package). In addition, the printed circuit board structure 100 includes a landing pad 110, a plurality of conductive traces 120, and two ground traces 130 and 140.
如第1圖所示,銲墊110大體位於區域150之中心處,且具有大體長方形之一形狀,此些導線120則平行地對準且設置於銲墊110之相對側處。此些導線120彼此之間係為一阻銲層104所分隔,其中每一導線120可打線接合於後續安裝於區域150之上之一電子裝置封裝物(未顯示)之一引腳(lead)。導線120的設置形態並非以第1圖內所示情形為限,而基於電子裝置封裝物(未顯示)之引腳形態的設計情形,此些導線120可形成於銲墊150之兩個以上側邊。此兩接地線130與140則係形成於銲墊110之兩個下方邊角處,以分別實體連結於銲墊150之兩下方邊角之一。於一實施例中,銲墊110可包含銅箔材料。 As shown in FIG. 1, the pad 110 is generally located at the center of the region 150 and has a generally rectangular shape, and the wires 120 are aligned in parallel and disposed at opposite sides of the pad 110. The wires 120 are separated from each other by a solder mask layer 104, wherein each of the wires 120 is wire bonded to one of the electronic device packages (not shown) that is subsequently mounted over the region 150. . The arrangement of the wires 120 is not limited to the case shown in FIG. 1 , and the wires 120 may be formed on two or more sides of the pad 150 based on the design of the pin form of the electronic device package (not shown). side. The two grounding wires 130 and 140 are formed at two lower corners of the bonding pad 110 to be physically connected to one of the two lower corners of the bonding pad 150, respectively. In an embodiment, the pad 110 may comprise a copper foil material.
於一實施例中,接地線130與140為耦接於形成於印刷電路板結構100上之一接地平面或一接地元件(皆未顯示)之導線。接地線可包含銅箔並可具有一線寬W1,此線寬W1係大於導線120之線寬W2。於一實施例中,接地線130之線寬W1約為16-20密爾(mil),而導線120之線寬W2約為6-8密爾。 In one embodiment, the ground lines 130 and 140 are coupled to a ground plane formed on the printed circuit board structure 100 or a grounded component (all not shown). The ground line may comprise a copper foil and may have a line width W1 that is greater than the line width W2 of the wire 120. In one embodiment, the line width W1 of the ground line 130 is about 16-20 mils, and the line width W2 of the wire 120 is about 6-8 mils.
請繼續參照第1圖,於銲墊110之多個位置之上形成有數個貫穿印刷電路板結構100之具有圓形上視情形之貫孔160、170、180。如第1圖所示,貫孔160係形成於銲墊110之中央處,而貫孔170與180係分別形成於接近銲墊110之數個下方邊角之一之一位置處。貫孔160具有一直徑D1,其大於貫孔170與180之直徑D2。於一實施例中,貫孔160之直徑D1約為1.8-2.0毫米,而貫孔170與180之直徑則約為0.8-1.2毫米。於第1圖所示之印刷電路板結構100中,於安裝一電子裝置封裝物(未顯示)至區域150上之後,此些貫孔160、170與180以及接地線130與140則可做為散熱元件之用,以逸散於操作時由電子裝置封裝物(未顯示)內之半導體晶片產生的熱能,如此便不再需要於此電子裝置封裝物之上安裝傳統之散熱片。 Continuing to refer to FIG. 1, a plurality of through holes 160, 170, 180 having a circular top view through the printed circuit board structure 100 are formed over a plurality of locations of the pads 110. As shown in FIG. 1, the through hole 160 is formed at the center of the pad 110, and the through holes 170 and 180 are formed at positions close to one of the plurality of lower corners of the pad 110, respectively. The through hole 160 has a diameter D1 which is larger than the diameter D2 of the through holes 170 and 180. In one embodiment, the through hole 160 has a diameter D1 of about 1.8 to 2.0 mm, and the through holes 170 and 180 have a diameter of about 0.8 to 1.2 mm. In the printed circuit board structure 100 shown in FIG. 1, after mounting an electronic device package (not shown) on the area 150, the through holes 160, 170 and 180 and the ground lines 130 and 140 can be used as The heat dissipating component is used to dissipate the thermal energy generated by the semiconductor wafer in the electronic device package (not shown) during operation, so that it is no longer necessary to mount a conventional heat sink on the electronic device package.
請參照第2圖,顯示了第1圖內具散熱功能之印刷電路板結構100沿線段2-2之剖面情形。印刷電路板結構100包含一封裝基板(package substrate)102由包含如玻璃纖維(glass fibre)、環氧樹脂(epoxy)、FR-4材料等絕緣材料所形成。銲墊110與阻銲層(solder resist layer)104則定義與形成於封裝基板102上之一頂面A上,以安裝電子裝置封裝物(未顯示)。此外,於相對於封裝基板102之頂面A之一底面B上則坦覆地(blanketly)形成有一導電層190。於為貫孔160、170與180所露出之封裝基板102、銲墊110與導電層190之側壁之上形成有一導電層195,以進而連結銲墊110與導電層190。於一實施例中,導電層195可包含如銅之導電材料。由於銲墊110與接地線130與140以及導電層190的連結情形,安裝於銲墊110上之電子裝 置封裝物(未顯示)於其操作時所產生的熱能可透過熱傳導方式而藉由接地線130與140以及導電層190而大部份地逸散掉。此外,由於貫孔160、170與180(見於第1、3圖)的形成,安裝於銲墊110上之電子裝置封裝物(未顯示)內之半導體晶片於其操作時所產生的熱能亦可藉由熱擴散方式而通過此些貫孔160、170與180而抵達封裝基板102之底面B處而部份地逸散掉。 Referring to Fig. 2, there is shown a cross-sectional view of the printed circuit board structure 100 having the heat dissipation function in Fig. 1 along line 2-2. The printed circuit board structure 100 includes a package substrate 102 formed of an insulating material including a glass fiber, an epoxy, an FR-4 material. Solder pad 110 and solder resist layer 104 are defined and formed on one of top surfaces A of package substrate 102 to mount an electronic device package (not shown). In addition, a conductive layer 190 is formed on the bottom surface B of the top surface A of the package substrate 102. A conductive layer 195 is formed over the sidewalls of the package substrate 102, the pad 110, and the conductive layer 190 exposed by the via holes 160, 170, and 180 to further bond the pad 110 and the conductive layer 190. In an embodiment, the conductive layer 195 may comprise a conductive material such as copper. The electronic device mounted on the bonding pad 110 due to the bonding of the bonding pad 110 to the grounding lines 130 and 140 and the conductive layer 190 The thermal energy generated by the package (not shown) during its operation can be largely dissipated by the heat conduction means by the ground lines 130 and 140 and the conductive layer 190. In addition, due to the formation of the through holes 160, 170 and 180 (see Figures 1 and 3), the thermal energy generated by the semiconductor wafer mounted in the electronic device package (not shown) on the pad 110 during operation thereof may also be It is partially diffused by the thermal diffusion through the through holes 160, 170 and 180 to the bottom surface B of the package substrate 102.
第3圖顯示了如第1-2圖所示之印刷電路板結構100之下視示意圖。如第3圖所示,導電層190係坦覆地形成於封裝基板102(見第2圖)之底面B之上。於一實施例中,導電層190可能並非坦覆地形成於封裝基板102之底面B之上,而基於印刷電路板結構100之設計情形,於封裝基板102之底面B之上亦可形成有與導電層190相分隔之數個導線(未顯示)。 Figure 3 shows a schematic view of the printed circuit board structure 100 as shown in Figures 1-2. As shown in FIG. 3, the conductive layer 190 is formed over the bottom surface B of the package substrate 102 (see FIG. 2). In one embodiment, the conductive layer 190 may not be formed over the bottom surface B of the package substrate 102. Based on the design of the printed circuit board structure 100, the bottom surface B of the package substrate 102 may also be formed with The conductive layer 190 is separated by a plurality of wires (not shown).
值得注意的是,於其他實施例中,可變動連結於銲墊110之接地線的數量及其位置,而非以第1-3圖所示情形加以限制。 It should be noted that in other embodiments, the number of ground lines connected to the pad 110 and their positions may be varied, rather than being limited by the situation shown in FIGS. 1-3.
第4圖為一上視示意圖,顯示了依據本發明之另一實施例之一種具散熱功能印刷電路板結構200,其可免除於一電子裝置封裝物上之散熱片的使用。印刷電路板結構200係修正如第1-3圖所示之印刷電路板結構100所得到。在此,於第4圖內相似構件係採用相同標號顯示,且基於簡化之目的,在此僅解說此兩印刷電路板結構100與200間之差異。 4 is a top plan view showing a heat-dissipating printed circuit board structure 200 in accordance with another embodiment of the present invention, which eliminates the use of heat sinks on an electronic device package. Printed circuit board structure 200 is obtained by modifying printed circuit board structure 100 as shown in Figures 1-3. Here, similar components are shown with the same reference numerals in FIG. 4, and for the sake of simplicity, only the differences between the two printed circuit board structures 100 and 200 will be explained herein.
請參照第4圖,在此接地線140係形成於銲墊110之右上方邊角處,以實體地連結於銲墊110,而貫孔180則形成於接近銲墊110之右上方邊角處。於區域150上安裝一電子裝置封 裝物(未顯示)之後,此些貫孔160、170、180以及接地線130與140則可做為散熱元件之用,以逸散電子裝置封裝物內之半導體晶片於操作時所產生之熱能,如此便不再需要於電子裝置封裝物上安裝傳統之散熱片。 Referring to FIG. 4 , the grounding wire 140 is formed at the upper right corner of the bonding pad 110 to be physically connected to the bonding pad 110 , and the through hole 180 is formed adjacent to the upper right corner of the bonding pad 110 . . Installing an electronic device seal on the area 150 After the loading (not shown), the through holes 160, 170, 180 and the grounding wires 130 and 140 can be used as heat dissipating components to dissipate heat generated during operation of the semiconductor wafer in the electronic device package. Therefore, it is no longer necessary to install a conventional heat sink on the electronic device package.
第5圖為一上視示意圖,顯示了依據本發明之又一實施例之一種具散熱功能之印刷電路板結構300,以免除於一電子裝置封裝物上之散熱片的使用。印刷電路板結構300係修正如第1-3圖所示之印刷電路板結構100所得到。在此,於第5圖內相似構件係採用相同標號顯示,且基於簡化之目的,在此僅解說印刷電路板結構100與300間之差異。 Figure 5 is a top plan view showing a printed circuit board structure 300 having a heat dissipation function in accordance with yet another embodiment of the present invention to eliminate the use of heat sinks on an electronic device package. Printed circuit board structure 300 is obtained by modifying printed circuit board structure 100 as shown in Figures 1-3. Here, similar components are shown with the same reference numerals in FIG. 5, and for the sake of simplicity, only the differences between the printed circuit board structures 100 and 300 will be explained herein.
請參照第5圖,在此於銲墊110之右上方邊角處更形成有額外之一接地線310,且其實體地連結於銲墊110。而於接近銲墊110之右上方邊角處亦形成有相似於貫孔130與140等穿透印刷電路板結構300之一額外貫孔320。 Referring to FIG. 5 , an additional grounding line 310 is further formed at the upper right corner of the bonding pad 110 , and is physically coupled to the bonding pad 110 . An additional through hole 320 similar to the through holes 130 and 140 penetrating the printed circuit board structure 300 is formed near the upper right corner of the pad 110.
於如第5圖所示之印刷電路板結構300中,於區域150上安裝一電子裝置封裝物(未顯示)之後,此些貫孔160、170、180、與320、以及接地線130、140與310可做為散熱元件之用,以逸散電子裝置封裝物內之半導體晶片於操作時所產生之熱能,如此便不再需要於電子裝置封裝物上安裝傳統之散熱片。 In the printed circuit board structure 300 as shown in FIG. 5, after mounting an electronic device package (not shown) on the area 150, the through holes 160, 170, 180, and 320, and the ground lines 130, 140 And 310 can be used as a heat dissipating component to dissipate the thermal energy generated by the semiconductor wafer in the electronic device package during operation, so that it is no longer necessary to install a conventional heat sink on the electronic device package.
第6圖為一上視示意圖,顯示了依據本發明之另一實施例之一種具散熱功能之印刷電路板結構400,藉以免除於一電子裝置封裝物上之散熱片的使用。印刷電路板結構400係修正如第5圖所示之印刷電路板300所得到。在此,於第6圖內 相似構件係採用相同標號顯示,且基於簡化之目的,在此僅解說印刷電路板結構400與300間之差異。 Figure 6 is a top plan view showing a printed circuit board structure 400 having a heat dissipation function in accordance with another embodiment of the present invention, thereby eliminating the use of heat sinks on an electronic device package. The printed circuit board structure 400 is obtained by modifying the printed circuit board 300 as shown in FIG. Here, in Figure 6 Similar components are shown with the same reference numerals, and for the sake of simplicity, only the differences between printed circuit board structures 400 and 300 are illustrated herein.
請參照第6圖,在此於銲墊110之左上方邊角處更形成有額外之一接地線330,而其實體地連結於銲墊110的左上角。而於接近銲墊110之左上方邊角處亦形成有相似於貫孔130與140與320等穿透印刷電路板結構600之一額外貫孔340。 Referring to FIG. 6 , an additional grounding line 330 is formed at the upper left corner of the bonding pad 110 , and is physically coupled to the upper left corner of the bonding pad 110 . An additional through hole 340 penetrating the printed circuit board structure 600 similar to the through holes 130 and 140 and 320 is also formed near the upper left corner of the pad 110.
於如第6圖所示之印刷電路板結構400中,於區域150上安裝一電子裝置封裝物(未顯示)之後,此些貫孔160、170、180、320與340、以及接地線130、140、310與330可做為散熱元件之用,以逸散電子裝置封裝物內之半導體晶片於操作時所產生之熱能,如此便不再需要於電子裝置封裝物上安裝傳統之散熱片。 In the printed circuit board structure 400 as shown in FIG. 6, after mounting an electronic device package (not shown) on the area 150, the through holes 160, 170, 180, 320 and 340, and the ground line 130, 140, 310 and 330 can be used as heat dissipating components to dissipate the thermal energy generated during operation of the semiconductor wafer in the electronic device package, so that it is no longer necessary to install a conventional heat sink on the electronic device package.
第7圖為一示意上視圖,顯示了依據本發明之又一實施例之具散熱功能之一種印刷電路板結構500,藉以免除於一電子裝置封裝物上之散熱片的使用。印刷電路板結構500係由修正如第1-3圖所示之印刷電路板結構100所得到。在此,於第7圖內相似構件係採用相同標號顯示,且基於簡化之目的,在此僅解說印刷電路板結構100與500間之差異。 Figure 7 is a schematic top plan view showing a printed circuit board structure 500 having a heat dissipation function in accordance with yet another embodiment of the present invention, thereby eliminating the use of heat sinks on an electronic device package. Printed circuit board structure 500 is obtained by modifying printed circuit board structure 100 as shown in Figures 1-3. Here, similar components are shown with the same reference numerals in FIG. 7, and for the sake of simplicity, only the differences between the printed circuit board structures 100 and 500 will be explained herein.
請參照第7圖,鄰近於銲墊110左側之中央部之數個導線120之一(標示為120’)可更朝向銲墊110延伸並實體連結於銲墊110。相似於貫孔160與170,可於鄰近連結於銲墊110之導線120’之處形成有穿透銲墊110之一貫孔175,其具有介於0.8-1.2毫米之直徑D3。在此,導線120’係做為相似於接地線130與140之一接地線。於區域150上安裝一電子裝置封裝物(未顯 示)之後,此些貫孔160、170、175、與180、以及接地線120’、130、與140可做為散熱元件之用,以逸散電子裝置封裝物內之半導體晶片於操作時所產生之熱能,如此便不再需要於電子裝置封裝物上安裝傳統之散熱片。 Referring to FIG. 7, one of the plurality of wires 120 (labeled 120') adjacent to the central portion of the left side of the pad 110 may extend toward the pad 110 and be physically coupled to the pad 110. Similar to the via holes 160 and 170, a uniform hole 175 penetrating the pad 110 may be formed adjacent to the wire 120' attached to the pad 110, having a diameter D3 of between 0.8 and 1.2 mm. Here, the wire 120' is made to be similar to one of the ground lines 130 and 140. An electronic device package is mounted on the area 150 (not shown) After the display, the through holes 160, 170, 175, and 180, and the ground lines 120', 130, and 140 can be used as a heat dissipating component to dissipate the semiconductor wafer in the electronic device package during operation. The heat generated, so that it is no longer necessary to install a conventional heat sink on the electronic device package.
請參照第8圖,顯示了第7圖中具散熱功能之一種印刷電路板結構500沿線段8-8之剖面情形。印刷電路板結構500包含了封裝基板102、以及定義且形成於用於安裝電子裝置封裝物(未顯示)之封裝基板102之頂面A上之銲墊110以及阻銲層104。此外,於相對於封裝基板102之頂面A之一底面B上則坦覆地形成有一導電層190。於為貫孔160與175所露出之封裝基板102、銲墊110與導電層190之側壁之上形成有一導電層195,以進而連結銲墊110與導電層190。由於銲墊110與接地線120’以及導電層190的連結情形,安裝於銲墊110上之一特定位置(如銲墊110之左方中間位置處)之電子裝置封裝物(未顯示)於其操作時所產生的熱能可透過熱傳導方式而藉由接地線120’以及導電層190而大部份地逸散掉,進而局部地降低於電子裝置封裝物(未顯示)之一特定位置處之熱能。此外,由於貫孔160、170、175與180(見於第7、9圖)的形成,安裝於銲墊110上之電子裝置封裝物(未顯示)內之半導體晶片於其操作時所產生的熱能亦可藉由熱擴散方式而通過此些貫孔160、170、175與180而抵達封裝基板102之底面B處而部份地逸散掉。 Referring to Fig. 8, there is shown a cross-sectional view of a printed circuit board structure 500 having a heat dissipation function along line 8-8 in Fig. 7. The printed circuit board structure 500 includes a package substrate 102, and a pad 110 and a solder resist layer 104 defined and formed on the top surface A of the package substrate 102 for mounting an electronic device package (not shown). In addition, a conductive layer 190 is formed over the bottom surface B of the top surface A of the package substrate 102. A conductive layer 195 is formed over the sidewalls of the package substrate 102, the pad 110 and the conductive layer 190 exposed by the via holes 160 and 175 to further bond the pad 110 and the conductive layer 190. Due to the bonding of the bonding pad 110 to the grounding wire 120' and the conductive layer 190, an electronic device package (not shown) mounted on a specific position on the bonding pad 110 (such as at the left intermediate position of the bonding pad 110) is The thermal energy generated during operation can be largely dissipated by the grounding wire 120' and the conductive layer 190 through thermal conduction, thereby locally reducing the thermal energy at a specific position of one of the electronic device packages (not shown). . In addition, due to the formation of the vias 160, 170, 175 and 180 (see Figures 7 and 9), the thermal energy generated by the semiconductor wafer mounted in the electronic device package (not shown) on the pad 110 during operation thereof It can also be partially dissipated by the thermal diffusion method through the through holes 160, 170, 175 and 180 to the bottom surface B of the package substrate 102.
第9圖為一下視示意圖,顯示了第7圖中之具散熱功能之一種印刷電路板結構500之一底面B(請參照第8圖)。如第9圖所示,於相對於封裝基板102之頂面A之一底面B上坦覆 地形成有一導電層190。於一實施例中,導電層190可能並非坦覆地形成於封裝基板102之底面B之上,而基於印刷電路板結構100之設計情形,於封裝基板102之底面B之上亦可形成有與導電層190相分隔之數個導線(未顯示)。 Fig. 9 is a schematic side view showing a bottom surface B of a printed circuit board structure 500 having a heat dissipation function in Fig. 7 (refer to Fig. 8). As shown in FIG. 9, it is said to be on the bottom surface B of the top surface A of the package substrate 102. A conductive layer 190 is formed on the ground. In one embodiment, the conductive layer 190 may not be formed over the bottom surface B of the package substrate 102. Based on the design of the printed circuit board structure 100, the bottom surface B of the package substrate 102 may also be formed with The conductive layer 190 is separated by a plurality of wires (not shown).
值得注意的是,於其他實施例中,連結於銲墊110之接地線120’的數量及其設置位置可因不同實施例而變動,藉以局部地降低於一電子裝置封裝物(未顯示)之一特定位置處所產生的熱能,並非以如第7-9圖所示情形為限。 It should be noted that in other embodiments, the number of grounding wires 120' connected to the bonding pads 110 and their positions may be varied by different embodiments, thereby being locally lowered in an electronic device package (not shown). The heat energy generated at a particular location is not limited to the situation shown in Figures 7-9.
雖然本發明已以較佳實施例揭露如上,然其並非用以限定本發明,任何熟習此項技藝者,在不脫離本發明之精神和範圍內,當可作更動與潤飾,因此本發明之保護範圍當視後附之申請專利範圍所界定者為準。 While the present invention has been described in its preferred embodiments, the present invention is not intended to limit the invention, and the invention may be modified and retouched without departing from the spirit and scope of the invention. The scope of protection is subject to the definition of the scope of the patent application attached.
100‧‧‧印刷電路板結構 100‧‧‧Printed circuit board structure
102‧‧‧封裝基板 102‧‧‧Package substrate
104‧‧‧阻銲層 104‧‧‧solder layer
110‧‧‧銲墊 110‧‧‧ solder pads
120‧‧‧導線 120‧‧‧ wire
130‧‧‧接地線 130‧‧‧ Grounding wire
140‧‧‧接地線 140‧‧‧Grounding wire
150‧‧‧區域 150‧‧‧Area
160‧‧‧貫孔 160‧‧‧through holes
170‧‧‧貫孔 170‧‧‧through holes
180‧‧‧貫孔 180‧‧‧through holes
W1‧‧‧線寬 W1‧‧‧ line width
W2‧‧‧線寬 W2‧‧‧ line width
D1‧‧‧直徑 D1‧‧‧ diameter
D2‧‧‧直徑 D2‧‧‧ diameter
Claims (19)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/777,369 US9554453B2 (en) | 2013-02-26 | 2013-02-26 | Printed circuit board structure with heat dissipation function |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201434358A true TW201434358A (en) | 2014-09-01 |
TWI551198B TWI551198B (en) | 2016-09-21 |
Family
ID=51370882
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW102128942A TWI551198B (en) | 2013-02-26 | 2013-08-13 | Printed circuit board structure with heat dissipation function |
Country Status (3)
Country | Link |
---|---|
US (1) | US9554453B2 (en) |
CN (1) | CN104010432B (en) |
TW (1) | TWI551198B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11044813B2 (en) | 2019-10-21 | 2021-06-22 | Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. | All-directions embeded module, method for manufacturing the all-directions embeded module, and all-directions packaging structure |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014217186A1 (en) * | 2014-08-28 | 2016-03-03 | Continental Automotive Gmbh | Method for producing a circuit carrier and circuit carrier for electronic components |
KR20160036945A (en) * | 2014-09-26 | 2016-04-05 | 삼성전기주식회사 | Printed circuit board and electronic component package having the same |
JP6198068B2 (en) * | 2014-11-19 | 2017-09-20 | 株式会社デンソー | Electronic equipment |
JP6201966B2 (en) * | 2014-11-25 | 2017-09-27 | 株式会社デンソー | Electronic equipment |
JP2016213308A (en) * | 2015-05-08 | 2016-12-15 | キヤノン株式会社 | Printed circuit board and printed wiring board |
CN105873363A (en) * | 2016-04-25 | 2016-08-17 | 上海斐讯数据通信技术有限公司 | Welding structure |
KR102629270B1 (en) * | 2016-10-26 | 2024-01-25 | 에이치엘만도 주식회사 | Thermal fuse and printed circuit board thereof |
CN107645826A (en) * | 2017-09-19 | 2018-01-30 | 郑州云海信息技术有限公司 | A kind of Switching Power Supply integrated chip board layout structure |
JP7013991B2 (en) * | 2018-03-26 | 2022-02-01 | セイコーエプソン株式会社 | Sensor unit, mobile positioning device, portable electronic device, electronic device, mobile body and display device |
CN110930866B (en) * | 2019-11-26 | 2021-07-06 | Tcl华星光电技术有限公司 | Chip on film and display device |
KR20220020716A (en) | 2020-08-12 | 2022-02-21 | 삼성전자주식회사 | Interconnect structure and semiconductor chip including the same |
Family Cites Families (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4922324A (en) * | 1987-01-20 | 1990-05-01 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit device |
US5459634A (en) * | 1989-05-15 | 1995-10-17 | Rogers Corporation | Area array interconnect device and method of manufacture thereof |
US5741729A (en) * | 1994-07-11 | 1998-04-21 | Sun Microsystems, Inc. | Ball grid array package for an integrated circuit |
US5767575A (en) * | 1995-10-17 | 1998-06-16 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
KR0163871B1 (en) * | 1995-11-25 | 1998-12-01 | 김광호 | Heat sink solder ball array package |
US6734545B1 (en) * | 1995-11-29 | 2004-05-11 | Hitachi, Ltd. | BGA type semiconductor device and electronic equipment using the same |
JP2825084B2 (en) * | 1996-08-29 | 1998-11-18 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
KR100446052B1 (en) * | 1997-05-15 | 2004-10-14 | 스미도모쥬기가이고교 가부시키가이샤 | Laser beam machining apparatus using a plurality of galvanoscanners |
US6025640A (en) * | 1997-07-16 | 2000-02-15 | Dai Nippon Insatsu Kabushiki Kaisha | Resin-sealed semiconductor device, circuit member for use therein and method of manufacturing resin-sealed semiconductor device |
TW421860B (en) * | 1997-09-09 | 2001-02-11 | Hitachi Ltd | Semiconductor device |
US6034427A (en) * | 1998-01-28 | 2000-03-07 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
US6310303B1 (en) * | 1998-03-10 | 2001-10-30 | John J. Luvara | Structure for printed circuit design |
TW410446B (en) * | 1999-01-21 | 2000-11-01 | Siliconware Precision Industries Co Ltd | BGA semiconductor package |
US6208020B1 (en) * | 1999-02-24 | 2001-03-27 | Matsushita Electronics Corporation | Leadframe for use in manufacturing a resin-molded semiconductor device |
US6580159B1 (en) * | 1999-11-05 | 2003-06-17 | Amkor Technology, Inc. | Integrated circuit device packages and substrates for making the packages |
JP3639505B2 (en) * | 2000-06-30 | 2005-04-20 | インターナショナル・ビジネス・マシーンズ・コーポレーション | Printed wiring board and semiconductor device |
EP1178594B1 (en) * | 2000-08-01 | 2009-08-12 | Mitsubishi Denki Kabushiki Kaisha | Electronic apparatus provided with an electronic circuit substrate |
US6696643B2 (en) * | 2000-08-01 | 2004-02-24 | Mitsubishi Denki Kabushiki Kaisha | Electronic apparatus |
JP3660861B2 (en) * | 2000-08-18 | 2005-06-15 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
JP4669166B2 (en) * | 2000-08-31 | 2011-04-13 | エルピーダメモリ株式会社 | Semiconductor device |
JP4417541B2 (en) * | 2000-10-23 | 2010-02-17 | ローム株式会社 | Semiconductor device and manufacturing method thereof |
US6611055B1 (en) * | 2000-11-15 | 2003-08-26 | Skyworks Solutions, Inc. | Leadless flip chip carrier design and structure |
US6710433B2 (en) * | 2000-11-15 | 2004-03-23 | Skyworks Solutions, Inc. | Leadless chip carrier with embedded inductor |
US6582979B2 (en) * | 2000-11-15 | 2003-06-24 | Skyworks Solutions, Inc. | Structure and method for fabrication of a leadless chip carrier with embedded antenna |
US6867493B2 (en) * | 2000-11-15 | 2005-03-15 | Skyworks Solutions, Inc. | Structure and method for fabrication of a leadless multi-die carrier |
KR100391093B1 (en) * | 2001-01-04 | 2003-07-12 | 삼성전자주식회사 | Ball Grid Array package mounting heat sink |
US6677831B1 (en) * | 2001-01-31 | 2004-01-13 | 3Pardata, Inc. | Differential impedance control on printed circuit |
US6414847B1 (en) * | 2001-04-09 | 2002-07-02 | Agilent Technologies, Inc. | Integral dielectric heatspreader |
JP4034073B2 (en) * | 2001-05-11 | 2008-01-16 | 株式会社ルネサステクノロジ | Manufacturing method of semiconductor device |
US6744135B2 (en) * | 2001-05-22 | 2004-06-01 | Hitachi, Ltd. | Electronic apparatus |
US6657296B2 (en) * | 2001-09-25 | 2003-12-02 | Siliconware Precision Industries Co., Ltd. | Semicondctor package |
JP2003100937A (en) * | 2001-09-26 | 2003-04-04 | Hitachi Ltd | High-frequency module |
SG104279A1 (en) * | 2001-11-02 | 2004-06-21 | Inst Of Microelectronics | Enhanced chip scale package for flip chips |
SG114508A1 (en) * | 2001-11-02 | 2005-09-28 | Inst Of Microelectronics | Enhanced chip scale package for wire bonds dies |
US6787895B1 (en) * | 2001-12-07 | 2004-09-07 | Skyworks Solutions, Inc. | Leadless chip carrier for reduced thermal resistance |
JP3864093B2 (en) * | 2002-01-10 | 2006-12-27 | シャープ株式会社 | Printed circuit board, radio wave receiving converter and antenna device |
US6706998B2 (en) * | 2002-01-11 | 2004-03-16 | Electro Scientific Industries, Inc. | Simulated laser spot enlargement |
US6900704B2 (en) * | 2002-06-27 | 2005-05-31 | Murata Manufacturing Co., Ltd. | Two-port isolator and communication device |
JP2004071670A (en) * | 2002-08-02 | 2004-03-04 | Fuji Photo Film Co Ltd | Ic package, connecting structure and electronic apparatus |
US20040119158A1 (en) * | 2002-12-19 | 2004-06-24 | Tatt Koay Hean | Thermally enhanced package for an integrated circuit |
US7087845B2 (en) * | 2003-01-28 | 2006-08-08 | Cmk Corporation | Metal core multilayer printed wiring board |
US7164192B2 (en) * | 2003-02-10 | 2007-01-16 | Skyworks Solutions, Inc. | Semiconductor die package with reduced inductance and reduced die attach flow out |
TWI242274B (en) * | 2003-02-27 | 2005-10-21 | Siliconware Precision Industries Co Ltd | Ball grid array semiconductor package and method for fabricating the same |
DE102004016399B4 (en) * | 2003-03-27 | 2013-06-06 | Kyocera Corp. | High frequency module and radio device |
US7109573B2 (en) * | 2003-06-10 | 2006-09-19 | Nokia Corporation | Thermally enhanced component substrate |
US6861746B1 (en) * | 2003-10-02 | 2005-03-01 | Motorola, Inc. | Electrical circuit apparatus and methods for assembling same |
TWI358776B (en) * | 2003-11-08 | 2012-02-21 | Chippac Inc | Flip chip interconnection pad layout |
JP2005150643A (en) * | 2003-11-19 | 2005-06-09 | Sanyo Electric Co Ltd | Land grid array package |
KR20080014004A (en) | 2005-06-06 | 2008-02-13 | 로무 가부시키가이샤 | Interposer and semiconductor device |
JP4828164B2 (en) | 2005-06-06 | 2011-11-30 | ローム株式会社 | Interposer and semiconductor device |
US7195145B2 (en) * | 2005-07-13 | 2007-03-27 | Motorola, Inc. | Electrical circuit apparatus and method for assembling same |
US7554193B2 (en) * | 2005-08-16 | 2009-06-30 | Renesas Technology Corp. | Semiconductor device |
US8476537B2 (en) * | 2007-08-31 | 2013-07-02 | Nec Corporation | Multi-layer substrate |
JP2009105212A (en) * | 2007-10-23 | 2009-05-14 | Toshiba Corp | Printed circuit board and electronic device |
US8053349B2 (en) * | 2007-11-01 | 2011-11-08 | Texas Instruments Incorporated | BGA package with traces for plating pads under the chip |
US20100052122A1 (en) * | 2008-08-27 | 2010-03-04 | Advanced Semiconductor Engineering, Inc. | Wire bodning package structure |
JP5514560B2 (en) * | 2010-01-14 | 2014-06-04 | ルネサスエレクトロニクス株式会社 | Semiconductor device |
JP2011165858A (en) * | 2010-02-09 | 2011-08-25 | Renesas Electronics Corp | Semiconductor package |
US8584354B2 (en) * | 2010-08-26 | 2013-11-19 | Corning Incorporated | Method for making glass interposer panels |
KR101289186B1 (en) * | 2011-04-15 | 2013-07-26 | 삼성전기주식회사 | Printed circuit board and manufacturing method of the same |
US9196951B2 (en) * | 2012-11-26 | 2015-11-24 | International Business Machines Corporation | Millimeter-wave radio frequency integrated circuit packages with integrated antennas |
-
2013
- 2013-02-26 US US13/777,369 patent/US9554453B2/en active Active
- 2013-08-13 TW TW102128942A patent/TWI551198B/en active
- 2013-08-21 CN CN201310365785.8A patent/CN104010432B/en active Active
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11044813B2 (en) | 2019-10-21 | 2021-06-22 | Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. | All-directions embeded module, method for manufacturing the all-directions embeded module, and all-directions packaging structure |
TWI761723B (en) * | 2019-10-21 | 2022-04-21 | 大陸商宏啟勝精密電子(秦皇島)有限公司 | Omnidirectional embedded module, method for manufacturing omnidirectional embedded module, packaging structure and method for manufacturing packaging structure |
US11483931B2 (en) | 2019-10-21 | 2022-10-25 | Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. | All-directions embeded module, method for manufacturing the all-directions embeded module, and all-directions packaging structure |
Also Published As
Publication number | Publication date |
---|---|
TWI551198B (en) | 2016-09-21 |
CN104010432B (en) | 2017-09-15 |
CN104010432A (en) | 2014-08-27 |
US20140238729A1 (en) | 2014-08-28 |
US9554453B2 (en) | 2017-01-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI551198B (en) | Printed circuit board structure with heat dissipation function | |
US6218731B1 (en) | Tiny ball grid array package | |
TWI469283B (en) | Package structure and package process | |
JP2008091714A (en) | Semiconductor device | |
US20060249852A1 (en) | Flip-chip semiconductor device | |
TW201411788A (en) | Hybrid thermal interface material for IC packages with integrated heat spreader | |
US9698132B1 (en) | Chip package stack up for heat dissipation | |
JP2004071670A (en) | Ic package, connecting structure and electronic apparatus | |
TW201537719A (en) | Stacked semiconductor package | |
TWI778236B (en) | semiconductor device | |
US9271388B2 (en) | Interposer and package on package structure | |
US20120306064A1 (en) | Chip package | |
JP2017201645A (en) | Circuit board and semiconductor integrated circuit mounting structure | |
JP2012191002A (en) | Semiconductor device | |
US20140321062A1 (en) | Heat sink | |
KR101369300B1 (en) | Cof package having improved heat dissipation | |
KR100598652B1 (en) | Semiconductor device | |
US7310224B2 (en) | Electronic apparatus with thermal module | |
JP2007036035A (en) | Semiconductor device | |
JP2006324646A (en) | Module substrate | |
KR101279469B1 (en) | Cof package having improved heat dissipation | |
KR101370445B1 (en) | Cof package having improved heat dissipation | |
TWI553799B (en) | Semiconductor package structure | |
KR101369279B1 (en) | Cof package having improved heat dissipation | |
KR101369298B1 (en) | Cof package having improved heat dissipation |