TW201351416A - Method for improving performance when flash memory storage device works in wide temperature range - Google Patents

Method for improving performance when flash memory storage device works in wide temperature range Download PDF

Info

Publication number
TW201351416A
TW201351416A TW101130929A TW101130929A TW201351416A TW 201351416 A TW201351416 A TW 201351416A TW 101130929 A TW101130929 A TW 101130929A TW 101130929 A TW101130929 A TW 101130929A TW 201351416 A TW201351416 A TW 201351416A
Authority
TW
Taiwan
Prior art keywords
flash memory
temperature
error
test voltage
read
Prior art date
Application number
TW101130929A
Other languages
Chinese (zh)
Other versions
TWI437568B (en
Inventor
Chih-Nan Yen
Original Assignee
Storart Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Storart Technology Co Ltd filed Critical Storart Technology Co Ltd
Publication of TW201351416A publication Critical patent/TW201351416A/en
Application granted granted Critical
Publication of TWI437568B publication Critical patent/TWI437568B/en

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/56Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C11/5621Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using charge storage in a floating gate
    • G11C11/5642Sensing or reading circuits; Data output circuits
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1048Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38Response verification devices
    • G11C29/42Response verification devices using error correcting codes [ECC] or parity check
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C16/00Erasable programmable read-only memories
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C2029/0411Online error correction
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor

Abstract

A method of a flash memory storage device using Read Retry method is disclosed. This method includes using a thermal sensor to records temperature information while programming flash memory, and using this temperature information to compensate the temperature difference between program and read operations to improve Read Retry performance.

Description

改善運作在寬溫度範圍之快閃記憶儲存裝置特性的方法 Method for improving the characteristics of flash memory storage devices operating over a wide temperature range

本發明與改善快閃記憶體的特性有關,特別是關於一種用於在讀取重試操作中降低測試次數的方法,而使用在讀取重試操作中的測試次數越少快閃記憶體儲存裝置的特性更好。 The present invention relates to improving the characteristics of flash memory, and more particularly to a method for reducing the number of tests in a read retry operation, and the less the number of tests used in the read retry operation, the less flash memory storage The features of the device are better.

目前,快閃記憶體在儲存系統中是非常普遍的。不同種類的記憶體技術係使用不同的快閃型態(flash types)。NAND快閃記憶體係為用在儲存其中一種最普遍的記憶體裝置。由於其係具有速度快、密度高、功率消耗低以及成本低等優點,因此NAND快閃記憶體係廣泛地使用在移動系統上,包括手機(mobile phone)、MP3播放器、數位相機、可攜式電腦等等。對移動系統而言,溫度耐受度(temperature tolerance)係為一重要因素(factor)。溫度敏感度(temperature sensitivity)係為NAND快閃記憶體的一特性,特別是對更先進的製程而言。當一錯誤位元個數(error bit number)超過錯誤更正編碼(Error Correction Coding,ECC)之更正極限容量時,讀取重試方式(Read Retry Method)係應用於修正此問題。目前的讀取重試方式係能夠克服此問題,但通常不會有效。從最大到最小一個接一個不同感測電壓值(sense voltage)的測試,目前讀取重試方式在發現適合的感測電壓值之前係可花費一些時間。此讀取重試序列係可導致顯著突發性能降低。穩定讀/寫(steady read/write)特性對移動應用產品(mobile application)而言是重要的。 Currently, flash memory is very common in storage systems. Different types of memory technologies use different flash types. The NAND flash memory system is used to store one of the most popular memory devices. Because of its fast speed, high density, low power consumption and low cost, NAND flash memory system is widely used in mobile systems, including mobile phones, MP3 players, digital cameras, and portable devices. Computer and so on. For mobile systems, temperature tolerance is an important factor. Temperature sensitivity is a feature of NAND flash memory, especially for more advanced processes. When an error bit number exceeds the correction limit capacity of Error Correction Coding (ECC), the Read Retry Method is used to correct this problem. The current read retry method is able to overcome this problem, but it is usually not effective. From the largest to the smallest test of different sense voltages, the current read retry mode can take some time before finding a suitable sense voltage value. This read retry sequence can result in significant burst performance degradation. The stable read/write feature is important for mobile applications.

請參考圖1,係表示習知快閃記憶體寫入命令程序(write command process)的流程圖。 Please refer to FIG. 1, which is a flow chart showing a conventional flash memory write command process.

習知快閃記憶體寫入命令程序(write command process)的步驟如下:步驟S11:接收一「寫入」命令(CMD);以及步驟S12:將資料寫入一快閃記憶體。 The steps of the conventional flash memory write command process are as follows: step S11: receiving a "write" command (CMD); and step S12: writing data to a flash memory.

請參考圖2,係表示習知快閃記憶體讀取命令程序(read command process)的流程圖。 Please refer to FIG. 2, which is a flow chart showing a conventional flash memory read command process.

習知快閃記憶體讀取命令程序(read command process)的步驟包括:步驟S21:接收一「讀取」命令(CMD);步驟S22:從一NAND快閃記憶體圖取資料;步驟S23:判斷循環碼(Cyclic Codes)是否符合;若是的話,停止本程序;若否的話,繼續執行下一步驟;步驟S24:確認錯誤更正編碼(ECC)引擎(engine)是否可以更正;若是的話,錯誤更正編碼引擎開始進行更正(步驟S241);若否的話,繼續執行下一步驟;步驟S25:提供一電壓VT1當作一第一測試電壓用於讀取重試到一記憶體胞陣列(memory cell array);步驟S26:從NAND快取記憶體讀取資料;步驟S27:判斷循環碼是否符合;若是的話,則執行步驟 S241;若否的話,則執行下一步驟;步驟S28:確認錯誤更正編碼引擎是否可以更正;若是的話,執行步驟S241;若否的話,繼續執行下一步驟;以及步驟29:確認是否所有可獲得的測試電壓VTn已經試過;若是的話,提出一不可更正的錯誤(uncorrectable error)(步驟S291);若否的話,提供另一測試電壓VTn(步驟S292)並回到步驟S22。 The step of the conventional flash memory read command process includes: step S21: receiving a "read" command (CMD); step S22: fetching data from a NAND flash memory map; step S23: Determining whether the Cyclic Codes are met; if so, stopping the program; if not, proceeding to the next step; Step S24: Confirming whether the error correction coding (ECC) engine can be corrected; if so, correcting the error The encoding engine starts to make corrections (step S241); if not, proceeds to the next step; step S25: provides a voltage VT1 as a first test voltage for reading retry to a memory cell array (memory cell array) Step S26: reading data from the NAND cache memory; step S27: determining whether the cyclic code is consistent; if yes, performing steps S241; if not, proceed to the next step; step S28: confirm whether the error corrects the encoding engine can be corrected; if yes, execute step S241; if not, proceed to the next step; and step 29: confirm whether all is available The test voltage VTn has been tried; if so, an uncorrectable error is made (step S291); if not, another test voltage VTn is supplied (step S292) and the process returns to step S22.

當一錯誤位元個數(error bit number)超過錯誤更正編碼(ECC)引擎之容量時,係依序地測試多個感測電壓。這些測試電壓係從最低電壓位準(voltage level)的電壓VT1開始,而到最高電壓位準的電壓VTn。一旦快閃記憶體資料的錯誤位元個數係在錯誤更正編碼(ECC)引擎的涵蓋之內,則錯誤更正編碼(ECC)引擎係會恢復這些錯誤位元(error bits)。 When an error bit number exceeds the capacity of the error correction coding (ECC) engine, a plurality of sensing voltages are sequentially tested. These test voltages start from the lowest voltage level voltage VT1 and the highest voltage level voltage VTn. Once the number of error bits in the flash memory data is covered by the error correction coding (ECC) engine, the error correction coding (ECC) engine will recover these error bits.

然而,如圖3所示,在如室溫的一第一溫度下之一第一脈衝曲線CU1以及在如高於室溫之程式化溫度的一第二溫度下之一第二脈衝曲線CU2是不同的,其中,水平軸代表時間,垂直軸代表資料量。在第一溫度下,程序(process)是從電壓VT1到電壓VTn,例如電壓VT1到電壓VT7。但是在第二溫度下,第二脈衝曲線CU2係位移到第一脈衝曲線CU1的右邊,且程序亦係從電壓VT1到電壓VTn,例如與第一脈衝曲線CU1比較下,電壓VT1到電壓VT2是不合格的(failed)而電壓VT3到電壓VT7 是合格的(passed)。 However, as shown in FIG. 3, the first pulse curve CU1 at a first temperature such as room temperature and the second pulse curve CU2 at a second temperature such as a programmed temperature higher than room temperature are Different, where the horizontal axis represents time and the vertical axis represents data volume. At the first temperature, the process is from voltage VT1 to voltage VTn, such as voltage VT1 to voltage VT7. However, at the second temperature, the second pulse curve CU2 is shifted to the right of the first pulse curve CU1, and the program is also from the voltage VT1 to the voltage VTn, for example, compared with the first pulse curve CU1, the voltage VT1 to the voltage VT2 is Failed and voltage VT3 to voltage VT7 It is passed.

無論溫度為何,程序係總是從電壓VT1開始,使得測試浪費太多時間。 Regardless of the temperature, the program always starts from voltage VT1, making the test waste too much time.

請參考美國公開專利US20100322007(後文稱’007專利),其係揭露一種讀取資料的快閃記憶體及其方法。此方法包括執行一測試讀取操作,此操作係指向到測試資料,此測試資料係以一反覆地提供一序列的測試讀取重試操作而儲存在快閃記憶體的一記憶體胞陣列中,其中,每一連續測試讀取重試操作係使用個別地比一前一測試讀取重試操作更高的測試讀取電壓位準,直到在序列之測試讀取重試操作的其中一測試讀取重試操作,成功地讀取到使用與此一測試讀取重試操作關聯之一最小測試讀取重試電壓的測試資料;設定用於快閃記憶體裝置的一初始讀取電壓,其係等於最小讀取重試電壓,且之後執行一標準讀取操作,其係指向到使用者資料,此使用者資料係以重複地提供一序列地讀取重試操作而儲存在記憶體胞陣列中。 Please refer to U.S. Patent Publication No. 20100322007 (hereinafter referred to as '007 patent), which discloses a flash memory for reading data and a method thereof. The method includes performing a test read operation directed to the test data, the test data being stored in a memory cell array of the flash memory in a sequence of test read retry operations. , wherein each successive test read retry operation uses a test read voltage level that is higher than a previous test read retry operation, until one of the tests in the sequence test read retry operation Reading a retry operation, successfully reading test data using a minimum test read retry voltage associated with the one test read retry operation; setting an initial read voltage for the flash memory device, It is equal to the minimum read retry voltage, and then performs a standard read operation, which is directed to the user data, which is stored in the memory cell by repeatedly providing a sequence of read retry operations. In the array.

然而,’007專利所揭露的方法係更正由不同溫度的快閃記憶體的錯誤,但卻不太有效。 However, the method disclosed in the '007 patent corrects errors from flash memory at different temperatures, but is less effective.

基於上述問題,發明人提出了一種改善運作在寬溫度範圍之快閃記憶儲存裝置特性的方法,以克服現有技術的缺陷。 Based on the above problems, the inventors have proposed a method of improving the characteristics of a flash memory storage device operating over a wide temperature range to overcome the deficiencies of the prior art.

本發明目的在於提供一種改善運作在寬溫度範圍之快閃記憶儲存裝置特性的方法,其係可藉由依據一溫度感測器的目前溫度以縮短測試時間,進而改善效率。 SUMMARY OF THE INVENTION It is an object of the present invention to provide a method of improving the characteristics of a flash memory storage device operating over a wide temperature range by reducing the test time based on the current temperature of a temperature sensor to improve efficiency.

為達上述目的,本發明係提供一種改善運作在寬溫度範圍之快閃記憶儲存裝置特性的方法,其步驟係包括:步驟SA01:接收一讀取命令;步驟SA02:從一NAND快取記憶體讀取資料;步驟SA03:判斷循環碼是否符合;若是的話,結束此流程;若否的話,繼續執行下一步驟;步驟SA04:確認一錯誤更正編碼引擎使否可以進行更正;若是的話,該錯誤更正編碼引擎係開始進行更正;若否的話,則繼續進行下一步驟;步驟SA04’:從一溫度感測器獲得一目前溫度及一程式化溫度;步驟SA05:確認一讀取重試紀錄表;確認一實體位址是否具有曾經提供一讀取重試方式且具有恰當的起始測試電壓紀錄;若是的話,跳到下兩個步驟;若否的話,繼續進行下一步驟;步驟SA06:計算依據該目前溫度及該程式化溫度的一讀取重試起始測試電壓;步驟SA07:提供該讀取重試起始測試電壓給一記憶體胞陣列;步驟SA08:從該NAND快閃記憶體讀取資料;步驟SA09:判斷循環碼是否符合;若是的話,將該目前測試電壓儲存到該讀取重試紀錄表;若否的話,繼續進行下一步驟; 步驟SA10:確認該錯誤更正編碼引擎是否可以進行更正;若是的話,執行該步驟SA04;若否的話,繼續進行下一步驟;以及步驟SA11:確認所有可獲得的該等測試電壓是否已經試過;若是的話,提出一不可更正錯誤的報告;若否的話,提供另一測試電壓並回到該步驟SA08。 To achieve the above object, the present invention provides a method for improving the characteristics of a flash memory storage device operating over a wide temperature range, the steps comprising: step SA01: receiving a read command; step SA02: fetching memory from a NAND Reading data; step SA03: judging whether the cyclic code is consistent; if yes, ending the process; if not, proceeding to the next step; step SA04: confirming an error correction encoding engine can make correction; if so, the error Correcting the encoding engine begins to make corrections; if not, proceeding to the next step; step SA04': obtaining a current temperature and a stylized temperature from a temperature sensor; step SA05: confirming a read retry record Confirming whether a physical address has a read retry mode and having an appropriate initial test voltage record; if so, skip to the next two steps; if not, proceed to the next step; Step SA06: Calculate Retrieving the initial test voltage according to the current temperature and the programmed temperature; step SA07: providing the read retry start test Pressing a memory cell array; step SA08: reading data from the NAND flash memory; step SA09: determining whether the cyclic code is consistent; if so, storing the current test voltage to the read retry record; Otherwise, proceed to the next step; Step SA10: confirming whether the error corrects whether the encoding engine can make correction; if yes, performing step SA04; if not, proceeding to the next step; and step SA11: confirming whether all available test voltages have been tried; If so, a report that the error cannot be corrected; if not, provide another test voltage and return to step SA08.

其中,該溫度感測器係設置在該NAND快閃記憶體內部或外部。 Wherein, the temperature sensor is disposed inside or outside the NAND flash memory.

雖然本發明使用了幾個較佳實施例進行解釋,但是下列圖式及具體實施方式僅僅是本發明的較佳實施例;應說明的是,下面所揭示的具體實施方式僅僅是本發明的例子,並不表示本發明限於下列圖式及具體實施方式。 While the invention has been described in terms of several preferred embodiments, the preferred embodiments of the present invention It is not intended that the invention be limited to the following drawings and embodiments.

請參考圖4,係表示本發明一快閃記憶體執行寫入命令的流程圖。 Please refer to FIG. 4, which is a flow chart showing a flash memory executing a write command according to the present invention.

本發明一實施例的一快閃記憶體執行寫入命令的流程,其步驟包括:步驟S31:接收寫入命令;步驟S32:從一溫度感測器獲得一目前溫度;步驟S33:紀錄目前溫度當作程式化溫度(TEMP_prog);以及步驟S34:將資料寫入到一快閃記憶體。 A flow of executing a write command by a flash memory according to an embodiment of the invention includes the steps of: step S31: receiving a write command; step S32: obtaining a current temperature from a temperature sensor; and step S33: recording the current temperature As a stylized temperature (TEMP_prog); and step S34: writing data to a flash memory.

上述的溫度感測器(圖未示)係可設置在快閃記憶體的內部或外部,但並不以此為限。 The above temperature sensor (not shown) may be disposed inside or outside the flash memory, but is not limited thereto.

請參考圖5,係表示本發明一快閃記憶體執行讀取命令的詳細流程圖。 Please refer to FIG. 5, which is a detailed flowchart showing a flash memory executing a read command according to the present invention.

本發明一快閃記憶體執行讀取命令的詳細流程,其步驟係包括:步驟S401:接收一讀取命令;步驟S402:從一NAND快閃記憶體讀取資料;步驟S403:判斷循環碼是否符合;若是的話,結束本流程;若否的話,繼續進行下一步驟;步驟S404:確認一錯誤更正編碼引擎是否可以進行更正;若是的話,則錯誤更正編碼引擎開始進行更正(步驟S414);若否的話,則繼續進行下一步驟;步驟S404’:從設置在快閃記憶體內部或外部知溫度感測器獲得一目前溫度及一程式化溫度(TEMP_prog),其中,所述的目前溫度係當快閃記憶體未使用或者是在程式化之前由溫度感測器所感測,而程式化溫度係當快閃記憶體正在程式化時由溫度感測器所感測;步驟S405:確認一讀取重試紀錄表;即確認一實體位址(physical address)是否具有曾經提供讀取重試方式且具有恰當的起始測試電壓紀錄;若是的話,則跳到步驟S407;若否的話,則繼續進行下一步驟;步驟S406:依據所述的目前溫度及所述的程式化溫度以計算讀取重試起始測試電壓; 步驟S407:將讀取重試起始測試電壓VT提供給一記憶體胞陣列;步驟S408:從NAND快閃記憶體讀取資料;步驟S409:判斷循環碼是否符合;若是的話,將目前測試電壓VT儲存到讀取重試紀錄表(步驟S413);若否的話,則繼續進行下一步驟;步驟S410:確認錯誤更正編碼引擎是否可以進行更正;若是的話,則跳至步驟S414;若否的話,則繼續進行下一步驟;以及步驟S411:確認所有可獲得的測試電壓VT是否已經試過;若是的話,提出一不可更正錯誤的報告(步驟S415);若否的話,提供另一測試電壓VT並回到步驟S408(步驟S412)。 A detailed flow of executing a read command by a flash memory according to the present invention includes the steps of: step S401: receiving a read command; step S402: reading data from a NAND flash memory; and step S403: determining whether the cyclic code is Alignment; if yes, end the process; if not, proceed to the next step; step S404: confirm an error correction whether the encoding engine can make corrections; if so, the error correction encoding engine begins to correct (step S414); If not, proceed to the next step; step S404': obtain a current temperature and a programmed temperature (TEMP_prog) from a temperature sensor disposed inside or outside the flash memory, wherein the current temperature system When the flash memory is not used or is sensed by the temperature sensor before being programmed, the programmed temperature is sensed by the temperature sensor when the flash memory is being programmed; step S405: confirming a read Retry the record list; that is, confirm whether a physical address has a read retry method and has an appropriate initial test voltage record; , Then jumps to step S407; if not, then proceed to the next step; step S406: According to the current temperature and the temperature of the stylized read retry starting to calculate the test voltage; Step S407: providing the read retry start test voltage VT to a memory cell array; step S408: reading data from the NAND flash memory; step S409: determining whether the cyclic code is consistent; if yes, the current test voltage VT is stored in the read retry record table (step S413); if not, proceed to the next step; step S410: confirming whether the error correction encoder can make corrections; if so, then skipping to step S414; if not And proceeding to the next step; and step S411: confirming whether all available test voltages VT have been tried; if so, presenting an uncorrectable error report (step S415); if not, providing another test voltage VT The process returns to step S408 (step S412).

在步驟S401中,一快閃控制器係從一主機(HOST)接收所述的讀取命令。在步驟S402中,快閃控制器係將邏輯位置(logical address)轉譯成實體位址(physical address),並從NAND快閃記憶體讀取資料。在步驟S403中,快閃控制器係用從NAND快閃記憶體讀取的資料以計算所述的循環碼,並與儲存在NAND快閃記憶體中的循環碼相比較。在步驟S404中,錯誤更正編碼引擎係確認錯誤位元個數是否在最大錯誤位元容許範圍內。在步驟S406中,快閃控制器係確認所需資料的程式化溫度,並與目前溫度相比較。使用某些算術(arithmetic),快閃控制器係使用一恰當值(proper value)給起始測試電壓VT。在步驟S408中,快閃控制器係 在從NAND快閃記憶體讀取資料。在步驟S409中,快閃控制器係用從NAND快閃記憶體讀取的資料以計算循環碼,並與儲存在NAND快閃記憶體的循環碼相比較。在步驟S410中,錯誤更正編碼引擎係確認錯誤位元個數是否在最大錯誤位元容許範圍內。在步驟S411中,測試電壓VT的數量係可預先定義。在步驟S412中,係依據目前溫度及程式化溫度(TEMP_prog)而提供一下一個測試電壓VT。所述的下一個測試電壓VT的電壓值係可由目前溫度與程式化溫度的某些算術(arithmetic)來決定。在步驟S414中,錯誤更正編碼引擎係執行中並獲得正確資料。在步驟S415中,係回傳資料不可更正資訊(data uncorrectable information)。 In step S401, a flash controller receives the read command from a host (HOST). In step S402, the flash controller translates the logical address into a physical address and reads the data from the NAND flash memory. In step S403, the flash controller uses the data read from the NAND flash memory to calculate the cyclic code and compares it with the cyclic code stored in the NAND flash memory. In step S404, the error correction encoding engine confirms whether the number of error bits is within the maximum error bit tolerance range. In step S406, the flash controller confirms the programmed temperature of the desired material and compares it with the current temperature. Using some arithmetic, the flash controller uses a proper value for the initial test voltage VT. In step S408, the flash controller is Reading data from NAND flash memory. In step S409, the flash controller uses the data read from the NAND flash memory to calculate a cyclic code and compares it with the cyclic code stored in the NAND flash memory. In step S410, the error correction encoding engine confirms whether the number of error bits is within the maximum error bit tolerance range. In step S411, the number of test voltages VT can be predefined. In step S412, a test voltage VT is provided according to the current temperature and the programmed temperature (TEMP_prog). The voltage value of the next test voltage VT can be determined by some arithmetic of the current temperature and the programmed temperature. In step S414, the error correction encoding engine is executing and obtaining the correct material. In step S415, the data uncorrectable information is returned.

溫度資訊係從一溫度感測器所獲得,且其係在完成寫入命令前即已經紀錄。此溫度資訊係代表著資料的程式化溫度。當此資料係由主機(HOST)所提出的需求時,則其讀取流程係如圖5所示。假若此時的溫度係與程式化時的溫度差異甚大的話,則其分佈會位移一距離。其係在程式化與讀取之間的溫度差異,如T-factor。有了T-factor的資訊,係可提供補償電壓已選擇起始測試電壓。其係意謂某些非必須的測試電壓位準係可預先跳過。假若具有感測電壓知讀取資料的錯誤位元個數係超過錯誤更正編碼引擎容量的話,則提供下一個測試電壓。由於有附加T-factor,即可判斷下一個測試電壓的方向。亦即,下一個測試電壓係可為較高的電壓位準或者是較低的電壓位準中之一。一旦一感測電壓獲得具有可更正錯誤位元個數的資料,則紀錄此測試電壓。假若下次是由主機讀取相同一頁面的話,則此資訊係會用於界定起始測 試電壓當作參考。 The temperature information is obtained from a temperature sensor and is recorded before the write command is completed. This temperature information represents the stylized temperature of the data. When this data is requested by the host (HOST), its reading process is shown in Figure 5. If the temperature at this time is very different from the temperature at the time of stylization, the distribution will be displaced by a distance. It is the temperature difference between stylization and reading, such as T-factor. With the T-factor information, the offset voltage has been selected to select the initial test voltage. It means that some non-essential test voltage levels can be skipped in advance. The next test voltage is provided if the number of error bits with the sense voltage known to read the data exceeds the error correction code engine capacity. Since there is an additional T-factor, the direction of the next test voltage can be determined. That is, the next test voltage can be one of a higher voltage level or a lower voltage level. The test voltage is recorded once a sense voltage is obtained with data that corrects the number of error bits. If the next page is read by the host, this information will be used to define the initial test. The test voltage is used as a reference.

請參考圖6,係表示在圖5中讀取重試的例示圖。 Referring to FIG. 6, an illustration of reading retry in FIG. 5 is shown.

在如室溫之一第一溫度係的一第一脈衝曲線CU1’以及在高於室溫之一第二溫度下的一第二脈衝曲線CU2’是不同的,其中,水平軸係為時間,而垂直軸係為資料量。在第一溫度下,流程是從測試電壓VT1到VTn,例如VT1到VT7。再來,在第二溫度下,第二脈衝曲線CU2’係向第一脈衝曲線CU1’的右方位移T-factor距離,但是流程僅從測試電壓VT3開始測試而至測試電壓VTn,例如與第一脈衝曲線CU1’以及圖3相比較,係可直接跳過測試電壓VT1~VT4,而且測試電壓VT5~VT7是合格的。 a first pulse curve CU1' at a first temperature system such as room temperature and a second pulse curve CU2' at a second temperature higher than room temperature, wherein the horizontal axis is time, The vertical axis is the amount of data. At the first temperature, the flow is from test voltage VT1 to VTn, such as VT1 to VT7. Then, at the second temperature, the second pulse curve CU2' is shifted to the right of the first pulse curve CU1' by a T-factor distance, but the flow only starts from the test voltage VT3 to the test voltage VTn, for example, A pulse curve CU1' and FIG. 3 are compared, the test voltages VT1~VT4 can be skipped directly, and the test voltages VT5~VT7 are qualified.

舉例來說,一使用者在北極地區拍照。其係意謂在攝氏零下20度C將資料程式化到一快閃記憶體中。在旅行之後,此使用者回到熱帶地區並將照片出示給朋友看時,亦即,資料係在攝氏40度C時從相同的快閃記憶體中讀取。超過60度的溫度差異係可造成如圖3所示的電壓位移。對習知的讀取重試方式而言,其係在每一迴圈需要從測試電壓VT1到測試電壓VT5進行測試,已獲得正確的資料。而對於本發明的讀取方法而言,其係可直接從測試電壓VT5開始測試而無需額外的測試,至少改善了30%的測試效率。 For example, a user takes a picture in the Arctic. It means that the data is programmed into a flash memory at minus 20 degrees Celsius. After the trip, the user returned to the tropics and showed the photo to a friend, that is, the data was read from the same flash memory at 40 degrees C. A temperature difference of more than 60 degrees can cause a voltage shift as shown in FIG. For the conventional read retry method, it is required to test from the test voltage VT1 to the test voltage VT5 in each loop, and the correct data has been obtained. For the reading method of the present invention, it is possible to start the test directly from the test voltage VT5 without additional testing, and at least improve the test efficiency by 30%.

因此,依據本發明的讀取方法係可依據一溫度感測器所感測的目前溫度一縮短測試時間,進而改善測試效率。 Therefore, the reading method according to the present invention can shorten the test time according to the current temperature sensed by a temperature sensor, thereby improving the test efficiency.

雖然本發明以相關的較佳實施例進行解釋,但是這並不構成對本發明的限制。應說明的是,本領域的技術人員根據本發明的 思想能夠構造出很多其他類似實施例,這些均在本發明的保護範圍之中。 Although the present invention has been explained in connection with the preferred embodiments, it is not intended to limit the invention. It should be noted that those skilled in the art according to the present invention The idea can be constructed in many other similar embodiments, all of which are within the scope of the invention.

[本發明] [this invention]

CU1‧‧‧第一脈衝曲線 CU1‧‧‧ first pulse curve

CU1’‧‧‧第一脈衝曲線 CU1’‧‧‧ first pulse curve

CU2‧‧‧第二脈衝曲線 CU2‧‧‧ second pulse curve

CU2’‧‧‧第二脈衝曲線 CU2’‧‧‧second pulse curve

TEMP_prog‧‧‧程式化溫度 TEMP_prog‧‧‧ Stylized temperature

VT‧‧‧測試電壓 VT‧‧‧ test voltage

VT1~VT7‧‧‧測試電壓 VT1~VT7‧‧‧ test voltage

VTn‧‧‧測試電壓 VTn‧‧‧ test voltage

圖1 係表示習知快閃記憶體寫入命令程序(write command process)的流程圖。 Figure 1 is a flow chart showing a conventional flash memory write command process.

圖2 係表示習知快閃記憶體讀取命令程序(read command process)的流程圖。 2 is a flow chart showing a conventional flash memory read command process.

圖3 係表示圖2中讀取重試的示意圖。 Figure 3 is a schematic diagram showing the read retry in Figure 2.

圖4 係表示本發明一快閃記憶體執行寫入命令的流程圖。 Figure 4 is a flow chart showing the execution of a write command by a flash memory of the present invention.

圖5 係表示本發明一快閃記憶體執行讀取命令的詳細流程圖。 Figure 5 is a detailed flow chart showing the execution of a read command by a flash memory of the present invention.

圖6 係表示在圖5中讀取重試的例示圖。 Fig. 6 is a view showing an example of reading retry in Fig. 5.

Claims (10)

一種改善運作在寬溫度範圍之快閃記憶儲存裝置特性的方法,其步驟包括:步驟SA01:接收一讀取命令;步驟SA02:從一NAND快取記憶體讀取資料;步驟SA03:判斷循環碼是否符合;若是的話,結束此流程;若否的話,繼續執行下一步驟;步驟SA04:確認一錯誤更正編碼引擎使否可以進行更正;若是的話,該錯誤更正編碼引擎係開始進行更正;若否的話,則繼續進行下一步驟;步驟SA04’:從一溫度感測器獲得一目前溫度及一程式化溫度;步驟SA05:確認一讀取重試紀錄表;確認一實體位址是否具有曾經提供一讀取重試方式且具有恰當的起始測試電壓紀錄;若是的話,跳到下兩個步驟;若否的話,繼續進行下一步驟;步驟SA06:計算依據該目前溫度及該程式化溫度的一讀取重試起始測試電壓;步驟SA07:提供該讀取重試起始測試電壓給一記憶體胞陣列;步驟SA08:從該NAND快閃記憶體讀取資料;步驟SA09:判斷循環碼是否符合;若是的話,將該目前測試電壓儲存到該讀取重試紀錄表;若否的話,繼續 進行下一步驟;步驟SA10:確認該錯誤更正編碼引擎是否可以進行更正;若是的話,執行該步驟SA04;若否的話,繼續進行下一步驟;以及步驟SA11:確認所有可獲得的該等測試電壓是否已經試過;若是的話,提出一不可更正錯誤的報告;若否的話,提供另一測試電壓並回到該步驟SA08。 A method for improving the characteristics of a flash memory storage device operating over a wide temperature range, the steps comprising: step SA01: receiving a read command; step SA02: reading data from a NAND cache memory; step SA03: determining a cyclic code Whether it is met; if yes, end the process; if not, proceed to the next step; Step SA04: Confirm an error correction code engine can make corrections; if so, the error correction coding engine begins to correct; if not If yes, proceed to the next step; step SA04': obtain a current temperature and a stylized temperature from a temperature sensor; step SA05: confirm a read retry record table; confirm whether a physical address has been provided a read retry mode with an appropriate initial test voltage record; if so, skip to the next two steps; if not, proceed to the next step; step SA06: calculate the current temperature and the programmed temperature a read retry start test voltage; step SA07: providing the read retry start test voltage to a memory cell array; step SA08 : reading data from the NAND flash memory; step SA09: determining whether the cyclic code is in compliance; if so, storing the current test voltage to the read retry record table; if not, continuing Going to the next step; step SA10: confirming whether the error corrects the encoding engine for correction; if so, performing step SA04; if not, proceeding to the next step; and step SA11: confirming all available test voltages Has it been tried; if so, a report that cannot correct the error; if not, provide another test voltage and return to step SA08. 依據申請專利範圍第1項所述的方法,其中,該溫度感測器係設置在該NAND快閃記憶體內部或外部。 The method of claim 1, wherein the temperature sensor is disposed inside or outside the NAND flash memory. 依據申請專利範圍第1項所述的方法,其中,在該步驟SA01中,一快閃控制器係從一主機(HOST)接收該讀取命令。 The method of claim 1, wherein in the step SA01, a flash controller receives the read command from a host (HOST). 依據申請專利範圍第3項所述的方法,其中,在該步驟SA02中,該快閃控制器係將邏輯位置(logical address)轉譯成實體位址(physical address),並從該NAND快閃記憶體讀取資料。 The method of claim 3, wherein in the step SA02, the flash controller translates a logical address into a physical address and flashes the memory from the NAND Read the data. 依據申請專利範圍第4項所述的方法,其中,在該步驟SA03中,該快閃控制器係用從該NAND快閃記憶體讀取的資料以計算該循環碼,並與儲存在該NAND快閃記憶體中的循環碼相比較。 According to the method of claim 4, wherein in the step SA03, the flash controller uses the data read from the NAND flash memory to calculate the cyclic code and stores it in the NAND. The cyclic codes in the flash memory are compared. 依據申請專利範圍第5項所述的方法,其中,在該步驟SA04中,該錯誤更正編碼引擎係確認各該錯誤位元個數是否在一最大錯誤位元容許範圍內。 The method according to claim 5, wherein in the step SA04, the error correction coding engine determines whether the number of the error bits is within a maximum error bit tolerance range. 依據申請專利範圍第6項所述的方法,其中,在該步驟SA06中,該快閃控制器係確認所需資料的該程式化溫度,並與目前 溫度相比較,其中,該快閃控制器係使用利用一算術所獲得的一恰當值給一起始測試電壓。 According to the method of claim 6, wherein in the step SA06, the flash controller confirms the programmed temperature of the required data, and is currently The temperature is compared, wherein the flash controller uses an appropriate value obtained by an arithmetic to give an initial test voltage. 依據申請專利範圍第7項所述的方法,其中,在該步驟SA08中,該快閃控制器係在從該NAND快閃記憶體讀取資料,在該步驟SA09中,該快閃控制器係用從該NAND快閃記憶體讀取的資料以計算各該循環碼,並與儲存在該NAND快閃記憶體的循環碼相比較。 According to the method of claim 7, wherein in the step SA08, the flash controller reads data from the NAND flash memory, and in the step SA09, the flash controller is The data read from the NAND flash memory is used to calculate each of the cyclic codes and compared to the cyclic code stored in the NAND flash memory. 依據申請專利範圍第8項所述的方法,其中,在該步驟SA10中,該錯誤更正編碼引擎係確認各該錯誤位元個數是否在該最大錯誤位元容許範圍內,在該步驟SA11中,該等測試電壓的數量係為預先定義。 According to the method of claim 8, wherein in the step SA10, the error correction coding engine determines whether the number of the error bits is within the maximum error bit tolerance range, in the step SA11. The number of such test voltages is predefined. 依據申請專利範圍第9項所述的方法,其中,在提供另一測試電壓並回到步驟S408的該步驟中,係依據該目前溫度及該程式化溫度而提供一下一個測試電壓,該下一個測試電壓的電壓值係經過該目前溫度與該程式化溫度的一算術來決定,在該錯誤更正編碼引擎開始進行更正的該步驟中,該錯誤更正編碼引擎係執行中並獲得正確資料,在提出該不可更正錯誤的報告之該步驟中,係將該資料不可更正的錯誤之資訊回傳。 According to the method of claim 9, wherein in the step of providing another test voltage and returning to step S408, a test voltage is provided according to the current temperature and the programmed temperature, the next one The voltage value of the test voltage is determined by an arithmetic of the current temperature and the programmed temperature. In the step of correcting the error correction engine starting the correction, the error correction coding engine is executed and the correct data is obtained. In this step of the report of the uncorrectable error, the information of the error that the data cannot be corrected is returned.
TW101130929A 2012-05-09 2012-08-27 Method for improving performance when flash memory storage device works in wide temperature range TWI437568B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/467,992 US8514646B1 (en) 2012-05-09 2012-05-09 Method for improving performance when flash memory storage device works in wide temperature range

Publications (2)

Publication Number Publication Date
TW201351416A true TW201351416A (en) 2013-12-16
TWI437568B TWI437568B (en) 2014-05-11

Family

ID=48952175

Family Applications (1)

Application Number Title Priority Date Filing Date
TW101130929A TWI437568B (en) 2012-05-09 2012-08-27 Method for improving performance when flash memory storage device works in wide temperature range

Country Status (2)

Country Link
US (1) US8514646B1 (en)
TW (1) TWI437568B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108363544A (en) * 2017-01-26 2018-08-03 光宝电子(广州)有限公司 Solid state storage device and its reading retry method
CN112400206A (en) * 2018-06-29 2021-02-23 美光科技公司 Temperature sensitive NAND programming
TWI780810B (en) * 2021-07-08 2022-10-11 力晶積成電子製造股份有限公司 Non-volatile memory apparatus and a method for determining a read verification voltage

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5792019B2 (en) 2011-10-03 2015-10-07 株式会社日立製作所 Semiconductor device
US20130185612A1 (en) * 2012-01-18 2013-07-18 Samsung Electronics Co., Ltd. Flash memory system and read method of flash memory system
KR102076231B1 (en) * 2013-07-09 2020-02-12 에스케이하이닉스 주식회사 Data storage device, operating method thereof and data processing system including the same
KR102114234B1 (en) * 2013-10-22 2020-05-25 에스케이하이닉스 주식회사 Data storing system and operating method thereof
KR102215741B1 (en) 2014-06-23 2021-02-17 삼성전자주식회사 Storage device including nonvolatile memory and memory controller and operating method of storage device
KR20160073868A (en) 2014-12-17 2016-06-27 에스케이하이닉스 주식회사 Memory system and operating method of memory system
US9484098B1 (en) * 2015-08-05 2016-11-01 Sandisk Technologies Llc Smart reread in nonvolatile memory
KR102420588B1 (en) 2015-12-04 2022-07-13 삼성전자주식회사 Nonvolatine memory device, memory system, method of operating nonvolatile memory device, and method of operating memory system
US10102920B2 (en) 2016-08-15 2018-10-16 Sandisk Technologies Llc Memory system with a weighted read retry table
US10146460B1 (en) * 2017-06-01 2018-12-04 Apple Inc. Programming schemes for avoidance or recovery from cross-temperature read failures
CN107491536B (en) * 2017-08-22 2020-07-07 广东小天才科技有限公司 Test question checking method, test question checking device and electronic equipment
TWI693604B (en) * 2018-03-06 2020-05-11 深圳衡宇芯片科技有限公司 Method and system for determining bit values in non-volatile memory
JP2019164858A (en) * 2018-03-19 2019-09-26 東芝メモリ株式会社 Memory system
KR102553780B1 (en) * 2018-05-10 2023-07-10 에스케이하이닉스 주식회사 Memory device, memory system including the same and operation method of the memory system
CN109269682B (en) * 2018-09-27 2021-10-01 北京遥测技术研究所 Calibration device and calibration method of heat flow sensor
CN110659146A (en) * 2019-08-05 2020-01-07 广州妙存科技有限公司 Temperature-based flash memory re-reading method
KR20210062364A (en) * 2019-11-21 2021-05-31 에스케이하이닉스 주식회사 Memory device and operating method thereof
CN111552617A (en) * 2020-05-06 2020-08-18 深圳忆联信息系统有限公司 NAND Flash temperature acquisition method and device, computer equipment and storage medium
CN112527202A (en) * 2020-12-14 2021-03-19 深圳市硅格半导体有限公司 Management method, system, terminal device and storage medium of flash memory

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7954037B2 (en) * 2005-10-25 2011-05-31 Sandisk Il Ltd Method for recovering from errors in flash memory
KR101626528B1 (en) * 2009-06-19 2016-06-01 삼성전자주식회사 Flash memory device and data read method thereof

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108363544A (en) * 2017-01-26 2018-08-03 光宝电子(广州)有限公司 Solid state storage device and its reading retry method
CN108363544B (en) * 2017-01-26 2021-05-07 建兴储存科技(广州)有限公司 Solid state storage device and read retry method thereof
CN112400206A (en) * 2018-06-29 2021-02-23 美光科技公司 Temperature sensitive NAND programming
CN112400206B (en) * 2018-06-29 2022-05-17 美光科技公司 Temperature sensitive NAND programming
US11488670B2 (en) 2018-06-29 2022-11-01 Micron Technology, Inc. Temperature sensitive NAND programming
TWI780810B (en) * 2021-07-08 2022-10-11 力晶積成電子製造股份有限公司 Non-volatile memory apparatus and a method for determining a read verification voltage

Also Published As

Publication number Publication date
TWI437568B (en) 2014-05-11
US8514646B1 (en) 2013-08-20

Similar Documents

Publication Publication Date Title
TWI437568B (en) Method for improving performance when flash memory storage device works in wide temperature range
US8873323B2 (en) Method of executing wear leveling in a flash memory device according to ambient temperature information and related flash memory device
US20240005988A1 (en) Nonvolatile memory and writing method
CN107452421B (en) Solid state storage device and state prediction method thereof
US8305811B2 (en) Flash memory device and method of reading data
US9019770B2 (en) Data reading method, and control circuit, memory module and memory storage apparatus and memory module using the same
US9257204B2 (en) Read voltage setting method, and control circuit, and memory storage apparatus using the same
CN110502185B (en) Method for re-reading page data
KR102508868B1 (en) Refresh management for flash memory
KR20180040288A (en) Methods of controlling reclaim of nonvolatile memory devices, methods of operating storage devices and storage devices
TWI709965B (en) Semiconductor memory device, memory system, and method of performing a read operation
US20090327804A1 (en) Wear leveling in flash storage devices
KR20160055309A (en) Operating method for nonvolatile memory device, memory controller, and nonvolatile memory system including them
KR20150073109A (en) Data storage device and data maintenance method thereof
CN108595345B (en) Method for managing data stored in flash memory and related memory device and controller
US8295084B2 (en) Nonvolatile memory device and related programming method
US9323660B2 (en) Memory access control apparatus and memory access control method
US10049007B2 (en) Non-volatile memory device and read method thereof
TWI606451B (en) Non-volatile memory device and control method thereof
US10628247B2 (en) Flash memory testing according to error type pattern
US10340025B2 (en) Data-storage device and block-releasing method
JP2020042890A (en) Memory system and controlling method of memory system
CN106328202B (en) Flash memory device and data erasing method
US11429536B2 (en) Storage device which selects write scheme based on measured temperature and control method
JP6423282B2 (en) Memory control device and memory control method