TW201009137A - Method for depositing a layer on a semiconductor wafer by means of cvd and chamber for carrying out the same - Google Patents

Method for depositing a layer on a semiconductor wafer by means of cvd and chamber for carrying out the same Download PDF

Info

Publication number
TW201009137A
TW201009137A TW098124057A TW98124057A TW201009137A TW 201009137 A TW201009137 A TW 201009137A TW 098124057 A TW098124057 A TW 098124057A TW 98124057 A TW98124057 A TW 98124057A TW 201009137 A TW201009137 A TW 201009137A
Authority
TW
Taiwan
Prior art keywords
window
semiconductor wafer
region
distance
plane
Prior art date
Application number
TW098124057A
Other languages
Chinese (zh)
Other versions
TWI386525B (en
Inventor
Georg Brenninger
Alois Aigner
Original Assignee
Siltronic Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siltronic Ag filed Critical Siltronic Ag
Publication of TW201009137A publication Critical patent/TW201009137A/en
Application granted granted Critical
Publication of TWI386525B publication Critical patent/TWI386525B/en

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/14Feed and outlet means for the gases; Modifying the flow of the reactive gases
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/24Deposition of silicon only
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/455Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
    • C23C16/45502Flow conditions in reaction chamber
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/48Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating by irradiation, e.g. photolysis, radiolysis, particle radiation
    • C23C16/481Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating by irradiation, e.g. photolysis, radiolysis, particle radiation by radiant heating of the substrate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10TTECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00Stock material or miscellaneous articles
    • Y10T428/24Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24479Structurally defined web or sheet [e.g., overall dimension, etc.] including variation in thickness
    • Y10T428/24612Composite web or sheet

Landscapes

  • Chemical & Material Sciences (AREA)
  • Metallurgy (AREA)
  • General Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Organic Chemistry (AREA)
  • Mechanical Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Chemical Vapour Deposition (AREA)

Abstract

The invention relates to a method for depositing a layer on a semiconductor wafer by means of CVD, wherein a deposition gas is conducted through a channel bounded at the top by a window that is transmissive to thermal radiation, and at the bottom by a plane E in which the surface of the semiconductor wafer to be coated lies. The speed at which the deposition gas is conducted over the semiconductor wafer is varied, by virtue of the fact that the distance D between the plane E and the window is chosen in such a way that it is larger in a center region of the window and in an edge region of the window on the outside than on the inside, and a tangent applied to the radial profile of the distance D at the boundary between the center region and the edge region forms with the plane E an angle of not less than 15 DEG and not more than 25 DEG, wherein the center region of the window is an inner region of the window that covers the semiconductor wafer, and the edge region of the window is an outer region of the window that does not cover the semiconductor wafer. The invention furthermore relates to a chamber for depositing a layer on a semiconductor wafer by means of CVD, and a semiconductor wafer comprising an epitaxial layer.

Description

201009137 六、發明說明: 【發明所屬之技術領域】 本發明係關於在一室中以化學氣相沉積法(chemical vapor deposition,CVD)在一半導體晶圓上沉積一層的方法,包含將一 沉積氣體自該室的進氣口,經過該半導體晶圓,引導至該室的出 氣口,其中係引導該沉積氣體通過一頂部以一窗為邊界之通道, 該窗能傳遞熱輻射。 【先前技術】 用於以CVD在一半導體晶圓上沉積一層之室的典型結構,係例 如描述於US 6,325,858B1中,該室係分為一上半部及一下半部。該 上半部係用一蓋板(cover)封閉,也稱為一上蓋(dome)。該蓋 板包含一形成該蓋板之側壁的基部,以及一由石英所組成、能透 過熱輻射的窗。該基部係位於該室之一側壁上,該室係配置有一 進氣口及一設置在後者對面之出氣口。一容納待塗覆之半導體晶 圓的感受器係位於該室之上半部及下半部之間,該感受器係以一 具有蜘蛛狀手臂之支架來支撐,且可藉助該支架上升、下降以及 旋轉。該室之下半部係用一類似該蓋板之基板封閉,該基板同樣 能透過熱輻射。設置在該蓋板上面及該基板下面之燈具,係經啟 動以在一置入該室中之半導體晶圓上沉積一層。該沉積氣體係被 引導通過該進氣口到該出氣口,並在此路徑上經過該半導體晶 圓。於此例中,其係流過一頂部以該窗為邊界的通道。 以CVD在一半導體晶圓上沉積一層的挑戰之一,為使該沉積層 能具有一盡可能均勻之層厚度的要求。評估該層厚度之變化的一 個基準為範圍,其係定義為該層之最大厚度tmax與最小厚度。^之 201009137 差。由此所導出之參數R,係以百分率描述該差值的一半與該平均 厚度tm的比,且係根據公式R=l〇〇%*(tmax-tmin)/2s|!tm計算。因此, R值越小,該層厚度越均勻。 US 2002/0020358 A1係致力於改善以CVD沉積之層之厚度均勻 性。所描述的方法包含產生一特定反應區域(“預晶圓反應層 (prewafer reaction layer) 對付在半導體晶圓之邊緣區域之 過度層的生長,即一般所說的“邊緣效應,,。 由於該方法相對地比較複雜,因此本發明之目的即為提出一可 ^ 能方法,能更簡單地改善以CVD在一半導體晶圓上沉積一層之厚 度的均勻性。 【發明内容】 本發明係關於一在一室中以化學氣相沉積法(CVD)在一半導 體晶圓上沉積一層之方法,包含將一沉積氣體自該室的進氣口, 經過該半導體晶圓’引導至該室的出氣口,其中該沉積氣體係通 過一頂部以一窗為邊界且底部以一平面E為邊界之通道來引導,該 φ 窗能透過減射,待塗覆之該半導體晶圓之表㈣位於該平㈣ 中,其中該沉積氣體引導經過半導體晶圓之速度係變化的,其係 由於該平面Ε與該窗之間的距離D係經選取,使得在該窗之一中心 區域及該窗之-邊緣區域中,在外側的距離係大於内側的距離, 且在該中心區域與該邊緣區域之間的交界處,該距離d之徑向分佈 的切線與該平面E形成一不小於15。且不大於乃。的角度其中該窗 之該中心區域係一覆蓋該半導體晶圓之該窗的内部區域,且該窗 之該邊緣區域係-不覆蓋該半導體晶圓之該窗的外部區域。X 發明人發現’該待塗覆之半導體晶圓所在之該平㈣與設置在該 201009137 半導體晶圓上方之該窗之間的距離D,其徑向分佈可用以局部性地 影響沉積速度,即,將層沉積在該半導體晶圓上的速度。該窗與 該平面E之間的距離D,亦會影響該沉積氣體流過該半導體晶圓之 速度。該距離D越小,速度則越高。發明人更發現,在離該平面E 之距離D較大的情況下,該沉積速度則較低。相反地,如果離該平 面E之距離D較小,則該沉積速度較高。基於此,發明人最後發現, 當以CVD塗覆半導體晶圓時,為了使該沉積層之厚度變化特別 小,應該如何配置與該平面E之距離D的徑向分佈。在此情況中, 他們同時考慮到,在距離D保持固定時,觀察到該沉積速度在該半 導體晶圓之中心處較在該半導體晶圓之邊緣處要低。 本發明亦關於以化學氣相沉積法(CVD)在一半導體晶圓上沉 積一層之室,包含一引導一沉積氣體進入該室之進氣口、一引導 該沉積氣體離開該室之出氣口、一用以容納一待塗覆之半導體晶 圓的感受器、以及一設置在該感受器對面且能透過熱輻射之窗, 其中在該窗之一中心區域及該窗之一邊緣區域中,該待塗覆之半 導體晶圓之表面所位處之一平面E與該窗之間的距離D,係外側大 於内側,且在該中心區域與該邊緣區域之間的交界處,該距離D 之徑向分佈的切線與該平面E係形成一不小於15°且不大於25°的角 度,其中該窗之該中心區域係一覆蓋該半導體晶圓之該窗的内部 區域,且該窗之該邊緣區域係一不覆蓋該半導體晶圓之該窗的外 部區域。 【實施方式】 以下將以附圖更詳細地說明本發明。 第1圖所示之室包含一側壁,其具有一用以供給一沉積氣體進入 201009137 該室之進氣口卜以及一用以引導該沉積氣體自該室離開之出氣口 2; -用以容納一待塗覆之半導體晶圓4之感受器3;以及一設置在 感又器3對面之窗5。囱5係連接至一位於該室之該側壁上的基部6。 其能透過純射,且較佳由石英所組成。該待塗覆之半導體晶圓 之表面定義-離窗5-特定距離D的平面E。距離D較佳在25至城 米之範圍。該基部之下部區域係與平邮平行。覆蓋該待塗覆之半 導體晶圓之該窗的部分區域在此係稱為該窗之中心區域7,其半徑 係對應於該半導體晶圓之半徑。鄰接該中心區域之該窗的外部區 域在此係稱為該窗之邊緣區域8。該中心區域的寬度與邊緣區域的 寬度的比例,一般係在1.5至2.5的範圍。 -沉積氣體經過該半導體晶圓的引導速度並不是固定的,因為 該肉與該待塗覆之半導體晶圓表面所在之平面間的距離是變化 的。該距離之徑向分佈仙自該窗之邊緣區域向該窗之中心區域 減小的方式設置。於第丨圖中,該速度的大小係以箭頭的長度表 示0 〇 帛2 ®係以—離該f之中心之距離L的函數,來顯示該窗與該 平面E之間的距離D,其係以—根據本發明所實施之窗為例,並 因此顯示距離D _向分佈。該分佈的特徵為:在該窗之該中心 區域與該窗之該邊緣區域相鄰接的部位,距離D之徑向分佈的切 線與平面E係形成一不小於丨5。且不大於25。的角度w。 該f之尤佳構造為該距離〇係以如下方式自外側向内側遞減: 在該窗之該中心、區域中,該㈣該平面E之最大與最小距離之差 D_-Dmin係不小於〇.5毫米且不大於2毫米且在該窗之該邊緣 區域處’該窗離該平面E之最大與最小距離之差係不小 201009137 於0.5毫米且不大於2毫米。 由於該窗之該邊緣區域的寬度相對於該窗之該中心區域的寬度 更小,該距離之變化在該窗之該邊緣區域比在該窗之該中心區域 更大。該距離自外向内看不必要連續地減少,還可以保持固定, 尤其是在該中心區域之一内部部分,如第2圊所示之徑向分佈。 實施例/比較例: 在每一情況下,由矽組成之一磊晶層係沉積在由直徑3〇〇毫米之 石夕所構成的半導體晶圓上。測試該窗之實施態樣影響_沉積於該 半導艘晶圓上之層之厚度之徑向分佈的方式。只有距平面E之距離 D的徑向分佈係對應於第2圈的f,係根據本發明所實施。於一包 含此窗之室中所塗覆之半導體晶圓,得到_厚度分佈如第3圖所示 之層(實施例)。 該用以塗覆層厚度分佈如第4圖所示之該半導體晶圓的窗(比較 例1)具有以下特性:該窗離平面E之距離D的徑向分佈,係經設置 使得該中心區域與該邊緣區域之交界處的切線與平面E形成一 9 2( 的角度。在該中心區域中,該窗係經設置,使得該窗離平面E之最 =最小距離之D_Dmin的值為2.3毫米。在該邊緣區域中,該 窗係經設置為使得該窗離平面£之最大與最小距離之 的值為2.9毫米。 左Umax-U— ==塗覆層厚度分佈如第5圖所示之該半導體晶圓的窗(比較 ㈣^ Γ:該窗離平面E之距離D的徑向分佈係_, 〜中心區域和該邊緣區域之交界處的切線與平面 的角度。在該中心區域,該窗係經設置,使得 7 距離與最小距離之机ax_Dmin的值為 f邊面E之最大 ^在该邊緣區域處, 201009137 該窗係經設置,使得該窗離平面E之最大距離與最小距離之差 Dmax-Dmin的值為2.2毫米。 如該層厚度分佈之比較所顯示,在根據本發明之情況下所塗覆 之該半導體晶圓,在直徑d分佈中,該沉積層之厚度t的波動程度顯 著較在比較例之情況下小。此外,關於比較例,特別明顯的是層 厚度在外側係顯著減小(比較例丨),以及層厚度在外側係顯著增 加(比較例2)。為了量化該沉積層之厚度變化,測量在前文中所 Ο 描述之該參數R ’其中係以在考量3毫米之邊緣排除的96個分佈位 置所測得之層厚度的算術平均值作為平均層厚度屯。結果係歸納於 下表中: 實施例 比較例1 比較例2 R 0.48% 0.82% 0.80% ----1 【圖式簡單說明】 第1圖係-顯示根據本發明所設置之室之特徵的剖面圖; 第2圖係顯示窗與平面丑間之距離D的徑向分佈,其係以一根據本 發明所實施之窗為例;以及 第3圖至第5圖係顯示應用及不應用本發明塗覆之半導體晶圓之 層厚度的徑向分佈,其中係考慮3毫米的邊緣排除。 【主要元件符號說明】 出氣口 半導體晶圓 基部 1 進氣口 3 感受器 201009137 7 中心區域 8 邊緣區域 D,L 距離 E 平面 W 角度 t 厚度 d 直徑201009137 6. Description of the Invention: [Technical Field] The present invention relates to a method for depositing a layer on a semiconductor wafer by chemical vapor deposition (CVD) in a chamber, including a deposition gas From the inlet of the chamber, through the semiconductor wafer, to the gas outlet of the chamber, wherein the deposition gas is directed through a channel with a window at the top, which can transmit thermal radiation. [Prior Art] A typical structure for depositing a layer of a layer on a semiconductor wafer by CVD is described, for example, in US 6,325,858 B1, which is divided into an upper half and a lower half. The upper half is closed with a cover, also known as a dome. The cover plate includes a base portion forming a side wall of the cover plate, and a window composed of quartz which is permeable to superheat radiation. The base is located on a side wall of the chamber, the chamber being provided with an air inlet and an air outlet disposed opposite the latter. A susceptor containing the semiconductor wafer to be coated is located between the upper and lower halves of the chamber, the susceptor being supported by a stent having a spider-like arm and capable of being raised, lowered, and rotated by the bracket . The lower half of the chamber is closed by a substrate similar to the cover, which is also transparent to heat radiation. A luminaire disposed above the cover and under the substrate is activated to deposit a layer on a semiconductor wafer placed in the chamber. The deposition gas system is directed through the gas inlet to the gas outlet and through the semiconductor crystal on the path. In this case, it flows through a channel whose top is bounded by the window. One of the challenges of depositing a layer on a semiconductor wafer by CVD is to provide the deposited layer with a layer thickness that is as uniform as possible. One criterion for evaluating the change in thickness of the layer is the range, which is defined as the maximum thickness tmax and minimum thickness of the layer. ^之201009137 Poor. The parameter R derived therefrom is a percentage describing the ratio of half of the difference to the average thickness tm and is calculated according to the formula R = l 〇〇 % * (tmax - tmin) / 2s | ! tm. Therefore, the smaller the R value, the more uniform the thickness of the layer. US 2002/0020358 A1 is directed to improving the thickness uniformity of layers deposited by CVD. The described method includes producing a specific reaction region ("prewafer reaction layer" against the growth of overlying layers in the edge regions of the semiconductor wafer, commonly known as "edge effects," due to the method The invention is relatively complicated, and therefore the object of the present invention is to provide an energy-saving method which can more easily improve the uniformity of the thickness of a layer deposited on a semiconductor wafer by CVD. A method of depositing a layer on a semiconductor wafer by chemical vapor deposition (CVD) in a chamber, comprising: directing a deposition gas from an inlet of the chamber through the semiconductor wafer to an outlet of the chamber, Wherein the deposition gas system is guided by a channel whose top is bounded by a window and whose bottom is bordered by a plane E, and the φ window can be transmitted through the diffraction, and the surface (4) of the semiconductor wafer to be coated is located in the flat (four) Where the deposition gas is directed through the velocity of the semiconductor wafer as a function of the distance D between the plane and the window, such that a central region of the window is selected And in the edge-edge region of the window, the distance on the outer side is greater than the inner distance, and at the boundary between the central region and the edge region, the tangent of the radial distribution of the distance d forms a line with the plane E An angle of less than 15. and not greater than the central portion of the window is an inner region of the window covering the semiconductor wafer, and the edge region of the window is - does not cover the window of the semiconductor wafer External area. X The inventors found that the distance D between the flat (four) where the semiconductor wafer to be coated is located and the window disposed above the 201009137 semiconductor wafer can be used to locally affect the deposition. Speed, that is, the speed at which a layer is deposited on the semiconductor wafer. The distance D between the window and the plane E also affects the speed at which the deposition gas flows through the semiconductor wafer. The smaller the distance D, the faster the speed The higher the inventor, the more inventor found that the deposition speed is lower in the case where the distance D from the plane E is larger. Conversely, if the distance D from the plane E is smaller, the deposition speed is higher. Based on this, the inventor Finally, it was found that when the semiconductor wafer is coated by CVD, in order to make the thickness variation of the deposited layer extremely small, how to configure the radial distribution of the distance D from the plane E. In this case, they simultaneously consider When the distance D remains fixed, it is observed that the deposition speed is lower at the center of the semiconductor wafer than at the edge of the semiconductor wafer. The present invention also relates to chemical vapor deposition (CVD) on a semiconductor wafer. a chamber for depositing a layer, comprising an air inlet for guiding a deposition gas into the chamber, an air outlet for guiding the deposition gas away from the chamber, a susceptor for accommodating a semiconductor wafer to be coated, and a The susceptor is opposite and transparent to the window of thermal radiation, wherein in a central region of the window and an edge region of the window, a plane E of the surface of the semiconductor wafer to be coated is located between the window and the window The distance D is greater than the inner side, and at the junction between the central region and the edge region, the tangent of the radial distribution of the distance D forms a not less than 15° and not more than 25° with the plane E. An angle, wherein the central region of the window is an inner region of the window covering the semiconductor wafer, and the edge region of the window is an outer region of the window that does not cover the semiconductor wafer. [Embodiment] Hereinafter, the present invention will be described in more detail with reference to the accompanying drawings. The chamber shown in Fig. 1 comprises a side wall having an air inlet port for supplying a deposition gas into the chamber of 201009137 and an air outlet port 2 for guiding the deposition gas to leave the chamber; a susceptor 3 of a semiconductor wafer 4 to be coated; and a window 5 disposed opposite the sensor 3. The chimney 5 is attached to a base 6 located on the side wall of the chamber. It can pass pure shots and is preferably composed of quartz. The surface of the semiconductor wafer to be coated is defined as a plane E from the window 5 - a specific distance D. The distance D is preferably in the range of 25 to the city. The area under the base is parallel to the surface. A portion of the window covering the semiconductor wafer to be coated is referred to herein as the central region 7 of the window, the radius of which corresponds to the radius of the semiconductor wafer. The outer region of the window adjacent to the central region is referred to herein as the edge region 8 of the window. The ratio of the width of the central region to the width of the edge region is generally in the range of 1.5 to 2.5. - The guiding speed of the deposition gas through the semiconductor wafer is not fixed because the distance between the meat and the plane of the surface of the semiconductor wafer to be coated varies. The radial distribution of the distance is set from the edge region of the window to the central region of the window. In the second diagram, the magnitude of the velocity is represented by the length of the arrow. 0 〇帛 2 ® is a function of the distance L from the center of the f to display the distance D between the window and the plane E. By taking the window implemented according to the invention as an example, and thus displaying the distance D_direction distribution. The distribution is characterized in that, in a portion where the central portion of the window is adjacent to the edge region of the window, the tangent to the radial distribution of the distance D forms a not less than 丨5. And no more than 25. Angle w. The preferred configuration of the f is that the distance is reduced from the outside to the inside in the following manner: In the center and the region of the window, the difference between the maximum and minimum distances of the plane E is not less than 〇. 5 mm and no more than 2 mm and the difference between the maximum and minimum distances of the window from the plane E at the edge region of the window is not less than 0.5 mm and not more than 2 mm. Since the width of the edge region of the window is smaller relative to the width of the central region of the window, the change in the distance is greater in the edge region of the window than in the central region of the window. This distance does not have to be continuously reduced from the outside to the inside, and can also remain fixed, especially in the inner portion of one of the central regions, as shown in Fig. 2, in a radial distribution. EXAMPLES / COMPARATIVE EXAMPLE: In each case, an epitaxial layer consisting of tantalum was deposited on a semiconductor wafer consisting of a diameter of 3 mm. Testing the implementation of the window affects the manner in which the thickness of the layer deposited on the semiconductor wafer is radially distributed. Only the radial distribution of the distance D from the plane E corresponds to the f of the second circle, which is implemented in accordance with the present invention. The semiconductor wafer coated in the chamber containing the window was obtained as a layer having a thickness distribution as shown in Fig. 3 (embodiment). The window for coating the semiconductor wafer having the thickness distribution of the layer as shown in FIG. 4 (Comparative Example 1) has the following characteristic: the radial distribution of the distance D of the window from the plane E is set such that the central region The tangent to the intersection with the edge region forms an angle of 9 2 (in the central region, the window is set such that the value of D_Dmin of the window from the plane E is the minimum = minimum distance of 2.3 mm In the edge region, the window is set such that the maximum and minimum distance of the window from the plane is 2.9 mm. Left Umax-U - = = coating thickness distribution as shown in Fig. 5. The window of the semiconductor wafer (compare (4)^: the radial distribution of the distance D of the window from the plane E, the angle between the tangent to the plane at the intersection of the central region and the edge region. In the central region, the The window system is set such that the value of the 7-distance and minimum distance machine ax_Dmin is the maximum of the f-side E. At the edge region, 201009137 the window is set such that the window is separated from the plane E by the maximum distance and the minimum distance. The value of the difference Dmax-Dmin is 2.2 mm. The comparison shows that, in the semiconductor wafer coated according to the present invention, the thickness t of the deposited layer fluctuates significantly in the diameter d distribution, which is significantly smaller than in the case of the comparative example. For example, it is particularly remarkable that the layer thickness is significantly reduced in the outer layer (comparative example), and the layer thickness is significantly increased in the outer layer (Comparative Example 2). In order to quantify the thickness variation of the deposited layer, the measurement is described in the foregoing. The parameter R' is the arithmetic mean of the layer thicknesses measured at 96 distribution locations excluded from the edge of 3 mm as the average layer thickness 屯. The results are summarized in the following table: Example Comparative Example 1 Comparison Example 2 R 0.48% 0.82% 0.80% ----1 [Simplified description of the drawings] Fig. 1 is a cross-sectional view showing the characteristics of a chamber provided according to the present invention; Fig. 2 is a display window and a plane ugly The radial distribution of the distance D is exemplified by a window implemented in accordance with the present invention; and Figures 3 through 5 show the radial distribution of the layer thickness of the semiconductor wafer applied and not coated by the present invention. , which considers 3 milli The edge of the meter is excluded. [Main component symbol description] Air outlet Semiconductor wafer Base 1 Air inlet 3 Receptor 201009137 7 Center area 8 Edge area D, L Distance E Plane W Angle t Thickness d Diameter

1010

Claims (1)

201009137 七、申請專利範圍: 1. 一種在一室中以化學氣相沉積法(CVD)在一半導體晶圓上沉 積一層之方法,包含將一沉積氣體自該室的進氣口,經過該半 導體晶圓,引導至該室的出氣口,其中該沉積氣體係通過一頂 部以一窗為邊界且底部以一平面E為邊界之通道來引導,該窗 能透過熱轄射’待塗覆之該半導體晶圓之表面係位於該平面E 中’其中該沉積氣體引導經過半導體晶圓之速度係變化的,其 係由於該平面E與該窗之間的距離D係經選取 ,使得在該窗之一 〇 巾心區域及該窗之—邊緣區域巾,在外側的距離係大於内側的 距離’且在該中心區域與該邊緣區域之間的交界處,該距離D 之徑向分佈的切線與該平面E形成一不小於15。且不大於25。的 角度’其中該窗之該中心區域係一覆蓋該半導體晶圓之該窗的 内區域,且該窗之該邊緣區域係一不覆蓋該半導體晶圓之該 窗的外部區域。 月求項1之方法’其中在該窗之該中心區域中該窗離該平 ΦΕ之最大與最小距離的差Dmax-Dmin係不小於0.5毫米且不大於 2毫米。 3.如π求項1或2之方法,其中在該窗之該邊緣區域中,該窗離該 平面Ε之最大與最小距離的差n』不小於〇5毫米且不大 於2毫米。 種用於以化學氣相沉積法(CVD)在-半導體晶圓上沉積一 層之室,勺人 匕含一引導一沉積氣體進入該室之進氣口、一引導該 、氣體離開该室之出氣口、一用以容納一待塗覆之半導體晶 圓的域f 、 又σ以及一設置在該感受器對面且能透過熱輻射之 201009137 窗’其中在該窗之一中心區域及該窗之一邊緣區域中,該待塗 覆之半導艘晶圓之表面所位處之一平面E與該窗之間的距離 D,係外侧大於内側,且在該中心區域與該邊緣區域之間的邊 界處,該距離D之徑向分佈的切線與該平面£係形成一不小於 15且不大於25。的角度,其中該窗之該中心區域係一覆蓋該半 導體晶圓之該窗的内部區域,且該窗之該邊緣區域係一不覆蓋 該半導體晶圓之該窗的外部區域。 5.如請求項4之室,其t在該窗之該中心區域中,該窗離該平面e 之最大與最小距離的差D__Dmin係不小於〇 5毫米且不大於2毫❹ 米。 6. 如。月长項4或5之至’其中在該窗之該邊緣區域中,該窗離該平 面e之最大與最小距離的差u-係不小於〇·5毫#且不大於 2毫米。 7. 如凊求項4或5之室,其中該距離£)為25至35毫米。 8. 如請求項6之室,其中該距離〇為25至35毫米。 ❹ 9· -包含-蟲晶層之半導體晶圓,其中該層之厚度係、不均句的, 其中描述層厚度變化且由公式R=1〇〇%*(t_ _ t_)/心所計算 出的參數⑽小於〇.5%,其中於該公式中,U示層之最大厚 度’ t-表示層之最小厚度,‘表示層之平均厚度。 12201009137 VII. Patent Application Range: 1. A method for depositing a layer on a semiconductor wafer by chemical vapor deposition (CVD) in a chamber, comprising depositing a deposition gas from the inlet of the chamber through the semiconductor The wafer is guided to an air outlet of the chamber, wherein the deposition gas system is guided by a channel whose top is bounded by a window and the bottom is bounded by a plane E, and the window can pass through the thermal radiation to be coated The surface of the semiconductor wafer is located in the plane E where the deposition gas is guided through the speed of the semiconductor wafer, because the distance D between the plane E and the window is selected such that the window is a ridge line region and the window-edge region towel, the distance on the outer side is greater than the inner distance 'and at the interface between the center region and the edge region, the tangent of the radial distribution of the distance D and the The plane E forms a not less than 15. And no more than 25. The angle 'where the central region of the window is an inner region of the window covering the semiconductor wafer, and the edge region of the window is an outer region of the window that does not cover the semiconductor wafer. The method of claim 1 wherein the difference Dmax-Dmin of the maximum and minimum distances of the window from the flat Φ in the central region of the window is not less than 0.5 mm and not more than 2 mm. 3. The method of claim 1 or 2, wherein in the edge region of the window, the difference n between the maximum and minimum distances of the window from the plane is not less than 〇5 mm and not more than 2 mm. a chamber for depositing a layer on a semiconductor wafer by chemical vapor deposition (CVD), the scoop containing a gas that directs a deposition gas into the chamber, and a guide to the gas exiting the chamber a port, a field f for accommodating a semiconductor wafer to be coated, a σ, and a 201009137 window disposed opposite the susceptor and capable of transmitting heat radiation, wherein a central region of the window and an edge of the window In the region, the distance D between the plane E of the surface of the semi-guide wafer to be coated and the window is greater than the inner side, and at the boundary between the central region and the edge region The tangent to the radial distribution of the distance D forms a not less than 15 and not more than 25 with the plane. The angle, wherein the central region of the window is an inner region of the window covering the semiconductor wafer, and the edge region of the window is an outer region of the window that does not cover the semiconductor wafer. 5. The chamber of claim 4, wherein t is in the central region of the window, the difference D__Dmin of the maximum and minimum distance of the window from the plane e is not less than 〇 5 mm and not more than 2 millimeters. 6. For example. The month length term 4 or 5 to 'where the difference in the maximum and minimum distances of the window from the plane e in the edge region of the window is not less than 〇·5 milli# and not more than 2 mm. 7. For a room of claim 4 or 5, where the distance £) is 25 to 35 mm. 8. The room of claim 6 wherein the distance 〇 is 25 to 35 mm. ❹ 9· - a semiconductor wafer containing a worm layer, wherein the thickness of the layer is a non-uniform sentence, wherein the layer thickness variation is described and is calculated by the formula R=1〇〇%*(t_ _ t_)/heart The parameter (10) is less than 〇.5%, wherein in the formula, the maximum thickness of the U layer is 't- denotes the minimum thickness of the layer,' and the average thickness of the layer is indicated. 12
TW098124057A 2008-07-16 2009-07-16 Method for depositing a layer on a semiconductor wafer by chemical vapor deposition (CVD) and a chamber for carrying out the method TWI386525B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE102008034260.2A DE102008034260B4 (en) 2008-07-16 2008-07-16 Method for depositing a layer on a semiconductor wafer by means of CVD in a chamber and chamber for depositing a layer on a semiconductor wafer by means of CVD

Publications (2)

Publication Number Publication Date
TW201009137A true TW201009137A (en) 2010-03-01
TWI386525B TWI386525B (en) 2013-02-21

Family

ID=41427294

Family Applications (1)

Application Number Title Priority Date Filing Date
TW098124057A TWI386525B (en) 2008-07-16 2009-07-16 Method for depositing a layer on a semiconductor wafer by chemical vapor deposition (CVD) and a chamber for carrying out the method

Country Status (7)

Country Link
US (1) US8283262B2 (en)
JP (1) JP5121787B2 (en)
KR (1) KR101116548B1 (en)
CN (1) CN101634014B (en)
DE (1) DE102008034260B4 (en)
SG (1) SG158820A1 (en)
TW (1) TWI386525B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI662146B (en) * 2014-09-05 2019-06-11 美商應用材料股份有限公司 Upper dome for epi chamber
TWI673396B (en) * 2014-09-05 2019-10-01 美商應用材料股份有限公司 Atmospheric epitaxial deposition chamber
US10760161B2 (en) 2014-09-05 2020-09-01 Applied Materials, Inc. Inject insert for EPI chamber
US11060203B2 (en) 2014-09-05 2021-07-13 Applied Materials, Inc. Liner for epi chamber

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102008034260B4 (en) * 2008-07-16 2014-06-26 Siltronic Ag Method for depositing a layer on a semiconductor wafer by means of CVD in a chamber and chamber for depositing a layer on a semiconductor wafer by means of CVD
DE102010021547A1 (en) 2010-05-20 2011-11-24 Konstantinos Fostiropoulos Depositing thin films on substrates by vacuum deposition method, comprises heating coating material in form of vapor cloud in evaporation source until it vaporizes, and spreading evaporated coating material on surface of substrate
JP5343162B1 (en) * 2012-10-26 2013-11-13 エピクルー株式会社 Epitaxial growth equipment
JP6052070B2 (en) * 2013-06-17 2016-12-27 株式会社Sumco Epitaxial wafer manufacturing method and manufacturing apparatus thereof
KR20180074273A (en) * 2016-12-23 2018-07-03 에스케이실트론 주식회사 Method and apparatus for manufacturing epitaxial wafer
KR102457294B1 (en) * 2020-09-15 2022-10-21 에스케이실트론 주식회사 Dome assembly and epitaxial reactor

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH088257B2 (en) * 1989-04-13 1996-01-29 三菱電機株式会社 Atmospheric pressure CVD equipment
JPH0322411A (en) 1989-06-20 1991-01-30 Toshiba Corp Photo assisted cvd device
JPH08316154A (en) * 1995-02-23 1996-11-29 Applied Materials Inc Simulated hot wall reaction chamber
TW328617B (en) * 1996-03-28 1998-03-21 Sumitomo Metal Ind Plasma processing device and plasma processing method
US6022587A (en) 1997-05-13 2000-02-08 Applied Materials, Inc. Method and apparatus for improving film deposition uniformity on a substrate
US6099648A (en) * 1997-08-06 2000-08-08 Applied Materials, Inc. Domed wafer reactor vessel window with reduced stress at atmospheric and above atmospheric pressures
US6325858B1 (en) 1997-11-03 2001-12-04 Asm America, Inc. Long life high temperature process chamber
JPH11240794A (en) 1998-02-27 1999-09-07 Super Silicon Kenkyusho:Kk Epitaxial growth apparatus
US6406543B1 (en) 1998-07-23 2002-06-18 Applied Materials, Inc. Infra-red transparent thermal reactor cover member
US6143079A (en) * 1998-11-19 2000-11-07 Asm America, Inc. Compact process chamber for improved process uniformity
US6872438B1 (en) * 2000-07-17 2005-03-29 Advanced Design Concept Gmbh Profile or molding having a fringed surface structure
US20040028810A1 (en) * 2000-10-16 2004-02-12 Primaxx, Inc. Chemical vapor deposition reactor and method for utilizing vapor vortex
JP2004091848A (en) 2002-08-30 2004-03-25 Tokyo Electron Ltd Gaseous raw material supply system for thin film forming apparatus and thin film forming apparatus
JP2004207545A (en) * 2002-12-26 2004-07-22 Hitachi Cable Ltd Semiconductor vapor phase growth system
JP2006186271A (en) * 2004-12-28 2006-07-13 Sharp Corp Vapor phase deposition device and manufacturing method of film-formed substrate
JP4866020B2 (en) 2005-05-02 2012-02-01 大日本スクリーン製造株式会社 Heat treatment equipment
JP4581868B2 (en) 2005-06-28 2010-11-17 株式会社Sumco Epitaxial growth apparatus and manufacturing method thereof
JP5069424B2 (en) 2006-05-31 2012-11-07 Sumco Techxiv株式会社 Film forming reaction apparatus and method
TW200809926A (en) 2006-05-31 2008-02-16 Sumco Techxiv Corp Apparatus and method for depositing layer on substrate
JP5029340B2 (en) 2007-12-14 2012-09-19 信越半導体株式会社 Epitaxial growth method
DE102008034260B4 (en) * 2008-07-16 2014-06-26 Siltronic Ag Method for depositing a layer on a semiconductor wafer by means of CVD in a chamber and chamber for depositing a layer on a semiconductor wafer by means of CVD

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI662146B (en) * 2014-09-05 2019-06-11 美商應用材料股份有限公司 Upper dome for epi chamber
TWI673396B (en) * 2014-09-05 2019-10-01 美商應用材料股份有限公司 Atmospheric epitaxial deposition chamber
US10760161B2 (en) 2014-09-05 2020-09-01 Applied Materials, Inc. Inject insert for EPI chamber
US11060203B2 (en) 2014-09-05 2021-07-13 Applied Materials, Inc. Liner for epi chamber

Also Published As

Publication number Publication date
DE102008034260B4 (en) 2014-06-26
JP5121787B2 (en) 2013-01-16
US8283262B2 (en) 2012-10-09
SG158820A1 (en) 2010-02-26
TWI386525B (en) 2013-02-21
CN101634014A (en) 2010-01-27
US20100015402A1 (en) 2010-01-21
KR101116548B1 (en) 2012-02-28
KR20100008751A (en) 2010-01-26
JP2010062535A (en) 2010-03-18
CN101634014B (en) 2012-04-18
DE102008034260A1 (en) 2010-01-21

Similar Documents

Publication Publication Date Title
TW201009137A (en) Method for depositing a layer on a semiconductor wafer by means of cvd and chamber for carrying out the same
TWI624553B (en) Film forming method using epitaxial growth and epitaxial growth apparatus
TWI745717B (en) A coated liner assembly for a semiconductor processing chamber
EP2913844A1 (en) Epitaxial growth apparatus
JP5572515B2 (en) Film forming apparatus and film forming method
KR101139132B1 (en) Susceptor for vapor growth apparatus
US20070281084A1 (en) Apparatus and method for depositing layer on substrate
US20120263875A1 (en) Method and Apparatus For Depositing A Material Layer Originating From Process Gas On A Substrate Wafer
US20100272892A1 (en) Film formation reactive apparatus and method for producing film-formed substrate
TWI477647B (en) Apparatus and method for treating substrate
US8882911B2 (en) Apparatus for manufacturing silicon carbide single crystal
JPH1167675A (en) High-speed rotary vapor phase thin-film forming device and high-speed rotary vapor phase thin-film forming method using the device
JP2007294942A (en) Method of manufacturing epitaxial wafer and production apparatus
TWI641721B (en) Heating element, chemical vapor deposition equipment and temperature control method of chemical vapor deposition equipment
JP5402657B2 (en) Epitaxial growth equipment
JP2015516685A5 (en)
TW202230491A (en) Systems and methods for a preheat ring in a semiconductor wafer reactor
JP2020530527A (en) Equipment and methods for improving uniformity in thermochemical vapor deposition (CVD)
TWI714651B (en) Substrate processing chamber and process and method of epitaxial film growth
TWI792279B (en) Film forming device and plate with opening
JP2023539137A (en) Windows for chemical vapor deposition systems and related methods
JP2011171637A (en) Method of manufacturing epitaxial wafer, and susceptor
JP4655801B2 (en) Epitaxial growth apparatus and epitaxial wafer manufacturing method
JP2005048204A (en) Horizontal type vapor phase thin film production device
JP2024503966A (en) Methods, systems, and apparatus for performing calibration operations for multiple mass flow controllers (MFCs) in a substrate processing system