TW200729317A - Method of wafer level packaging and cutting - Google Patents

Method of wafer level packaging and cutting

Info

Publication number
TW200729317A
TW200729317A TW095101919A TW95101919A TW200729317A TW 200729317 A TW200729317 A TW 200729317A TW 095101919 A TW095101919 A TW 095101919A TW 95101919 A TW95101919 A TW 95101919A TW 200729317 A TW200729317 A TW 200729317A
Authority
TW
Taiwan
Prior art keywords
wafer
wafer level
packaging
cutting
level packaging
Prior art date
Application number
TW095101919A
Other languages
English (en)
Other versions
TWI292186B (en
Inventor
Shun-Ta Wang
Original Assignee
Touch Micro System Tech
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Touch Micro System Tech filed Critical Touch Micro System Tech
Priority to TW095101919A priority Critical patent/TWI292186B/zh
Priority to US11/426,945 priority patent/US7470565B2/en
Publication of TW200729317A publication Critical patent/TW200729317A/zh
Application granted granted Critical
Publication of TWI292186B publication Critical patent/TWI292186B/zh

Links

Classifications

    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C1/00—Manufacture or treatment of devices or systems in or on a substrate
    • B81C1/00015—Manufacture or treatment of devices or systems in or on a substrate for manufacturing microsystems
    • B81C1/00261—Processes for packaging MEMS devices
    • B81C1/00269—Bonding of solid lids or wafers to the substrate
    • B—PERFORMING OPERATIONS; TRANSPORTING
    • B81—MICROSTRUCTURAL TECHNOLOGY
    • B81C—PROCESSES OR APPARATUS SPECIALLY ADAPTED FOR THE MANUFACTURE OR TREATMENT OF MICROSTRUCTURAL DEVICES OR SYSTEMS
    • B81C2203/00—Forming microstructural systems
    • B81C2203/01—Packaging MEMS
    • B81C2203/0118—Bonding a wafer on the substrate, i.e. where the cap consists of another wafer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/14—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation
    • H01L27/144—Devices controlled by radiation
    • H01L27/146—Imager structures
    • H01L27/14601—Structural or functional details thereof
    • H01L27/14618—Containers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Micromachines (AREA)
  • Dicing (AREA)
TW095101919A 2006-01-18 2006-01-18 Method of wafer level packaging and cutting TWI292186B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW095101919A TWI292186B (en) 2006-01-18 2006-01-18 Method of wafer level packaging and cutting
US11/426,945 US7470565B2 (en) 2006-01-18 2006-06-28 Method of wafer level packaging and cutting

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW095101919A TWI292186B (en) 2006-01-18 2006-01-18 Method of wafer level packaging and cutting

Publications (2)

Publication Number Publication Date
TW200729317A true TW200729317A (en) 2007-08-01
TWI292186B TWI292186B (en) 2008-01-01

Family

ID=38263704

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095101919A TWI292186B (en) 2006-01-18 2006-01-18 Method of wafer level packaging and cutting

Country Status (2)

Country Link
US (1) US7470565B2 (zh)
TW (1) TWI292186B (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102282670A (zh) * 2009-01-15 2011-12-14 精工电子有限公司 封装件的制造方法及圆片接合体、压电振动器、振荡器、电子设备及电波钟表
JP2016186526A (ja) * 2015-03-27 2016-10-27 セイコーエプソン株式会社 電気光学装置の製造方法、電気光学装置、および電子機器
FR3061706A1 (fr) * 2017-01-11 2018-07-13 Commissariat Energie Atomique Procede d'acces a un organe d'un dispositif microelectronique
AT16592U1 (de) * 2017-04-05 2020-02-15 Ev Group E Thallner Gmbh Verfahren und Vorrichtung zum Bonden

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5990566A (en) * 1998-05-20 1999-11-23 Micron Technology, Inc. High density semiconductor package
US6661084B1 (en) * 2000-05-16 2003-12-09 Sandia Corporation Single level microelectronic device package with an integral window
US6476415B1 (en) * 2000-07-20 2002-11-05 Three-Five Systems, Inc. Wafer scale processing
TW569407B (en) 2002-05-17 2004-01-01 Advanced Semiconductor Eng Wafer-level package with bump and method for manufacturing the same
TWI236111B (en) 2004-06-30 2005-07-11 Ind Tech Res Inst Apparatus and method for wafer level packaging

Also Published As

Publication number Publication date
US7470565B2 (en) 2008-12-30
TWI292186B (en) 2008-01-01
US20070166883A1 (en) 2007-07-19

Similar Documents

Publication Publication Date Title
TW200709360A (en) Semiconductor die package and method for making the same
PL1855946T3 (pl) Pakowarka i sposób wytwarzania obkurczających opakowań
WO2009105367A3 (en) Integrated circuit package and method of manufacturing same
TW200608540A (en) Stacked packaging methods and structures
TWI349354B (en) Wafer level package with die receiving cavity and method of the same
WO2009113831A3 (ko) 반도체 패키징용 복합기능 테이프 및 이를 이용한 반도체 소자의 제조방법
WO2009142391A3 (ko) 발광소자 패키지 및 그 제조방법
GB0616121D0 (en) Moulding tool and method of manufacturing a part
WO2011109426A3 (en) Fabrication of an optical wedge
HK1149631A1 (en) Wafer level packaging using flip chip mounting
GB2427964B (en) A method for the wafer level packaging of FBAR chips,and a device package
ZA200901485B (en) Packaging for films which contain active substances, and method for producing it
IL175341A0 (en) Process for packaging components, and packaged components
AR058211A1 (es) Procedimiento de embalaje de burbujas
WO2009057927A3 (en) Package for semiconductor device and packaging method thereof
TW200601505A (en) Semiconductor device buried in a carrier and a method for fabricating the same
TW200729317A (en) Method of wafer level packaging and cutting
TW200729316A (en) Method of wafer level packaging and cutting
WO2006138495A3 (en) Active packaging
TW200725818A (en) Wafer-level chip package process
WO2010029656A3 (en) Mems device and method for manufacturing the same
UA91434C2 (ru) упакованная прокладка для впитывания грудного молока и способ упаковки
TW200703427A (en) Method of thinning a wafer
WO2010033322A3 (en) Stacking quad pre-molded component packages, systems using the same, and methods of making the same
TW200731426A (en) Method of fabricating an exposed die package

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees