TW200712896A - Parallel processing of frame based data transfers - Google Patents

Parallel processing of frame based data transfers

Info

Publication number
TW200712896A
TW200712896A TW095125665A TW95125665A TW200712896A TW 200712896 A TW200712896 A TW 200712896A TW 095125665 A TW095125665 A TW 095125665A TW 95125665 A TW95125665 A TW 95125665A TW 200712896 A TW200712896 A TW 200712896A
Authority
TW
Taiwan
Prior art keywords
frame
receive
dma
stores
task context
Prior art date
Application number
TW095125665A
Other languages
English (en)
Other versions
TWI326415B (en
Inventor
Victor Lau
Pak-Lung Seto
Suresh Chemudupati
Nai-Chih Chang
William Halleck
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of TW200712896A publication Critical patent/TW200712896A/zh
Application granted granted Critical
Publication of TWI326415B publication Critical patent/TWI326415B/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
  • Computer And Data Communications (AREA)
TW095125665A 2005-09-16 2006-07-13 Parallel processing of frame based data transfers TWI326415B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/229,100 US7506080B2 (en) 2005-09-16 2005-09-16 Parallel processing of frame based data transfers

Publications (2)

Publication Number Publication Date
TW200712896A true TW200712896A (en) 2007-04-01
TWI326415B TWI326415B (en) 2010-06-21

Family

ID=37106283

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095125665A TWI326415B (en) 2005-09-16 2006-07-13 Parallel processing of frame based data transfers

Country Status (7)

Country Link
US (1) US7506080B2 (zh)
EP (1) EP1934760B1 (zh)
CN (1) CN101263464B (zh)
AT (1) ATE478382T1 (zh)
DE (1) DE602006016308D1 (zh)
TW (1) TWI326415B (zh)
WO (1) WO2007040766A1 (zh)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8135869B2 (en) * 2005-06-30 2012-03-13 Intel Corporation Task scheduling to devices with same connection address
US7805543B2 (en) * 2005-06-30 2010-09-28 Intel Corporation Hardware oriented host-side native command queuing tag management
US7747788B2 (en) * 2005-06-30 2010-06-29 Intel Corporation Hardware oriented target-side native command queuing tag management
US7970953B2 (en) * 2005-06-30 2011-06-28 Intel Corporation Serial ATA port addressing
US7676604B2 (en) * 2005-11-22 2010-03-09 Intel Corporation Task context direct indexing in a protocol engine
US7809068B2 (en) * 2005-12-28 2010-10-05 Intel Corporation Integrated circuit capable of independently operating a plurality of communication channels
CN201114637Y (zh) * 2007-09-14 2008-09-10 中兴通讯股份有限公司 网络信息表更新序号处理装置及移动终端
US8271811B2 (en) * 2009-11-05 2012-09-18 Lsi Corporation Methods and apparatus for load-based power management of PHY logic circuits of a SAS device based upon a current workload
CN103514126B (zh) * 2012-06-26 2016-07-20 京信通信系统（广州）有限公司 一种数据的接收方法、系统以及装置
US10019405B2 (en) * 2015-06-19 2018-07-10 Microsemi Solutions (U.S.), Inc. Apparatus and method for transmitting serial ATA information
CN106933497B (zh) * 2015-12-31 2020-02-21 华为技术有限公司 一种基于sas的管理调度装置、系统及方法
US11347667B2 (en) * 2018-01-10 2022-05-31 Qualcomm Incorporated Bus controller and related methods
CN114416247A (zh) * 2021-12-31 2022-04-29 北京五八信息技术有限公司 一种数据处理方法、装置、电子设备及存储介质

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6034963A (en) * 1996-10-31 2000-03-07 Iready Corporation Multiple network protocol encoder/decoder and data processor
US6961314B1 (en) * 1998-10-30 2005-11-01 Broadcom Corporation Burst receiver for cable modem system
US6788704B1 (en) * 1999-08-05 2004-09-07 Intel Corporation Network adapter with TCP windowing support
US7543085B2 (en) * 2002-11-20 2009-06-02 Intel Corporation Integrated circuit having multiple modes of operation
US7664909B2 (en) * 2003-04-18 2010-02-16 Nextio, Inc. Method and apparatus for a shared I/O serial ATA controller
US7200695B2 (en) * 2003-09-15 2007-04-03 Intel Corporation Method, system, and program for processing packets utilizing descriptors
US6996070B2 (en) * 2003-12-05 2006-02-07 Alacritech, Inc. TCP/IP offload device with reduced sequential processing
US7363395B2 (en) * 2003-12-31 2008-04-22 Intel Corporation Intermediate device capable of communicating using different communication protocols
US7826457B2 (en) * 2004-05-11 2010-11-02 Broadcom Corp. Method and system for handling out-of-order segments in a wireless system via direct data placement
US20070033301A1 (en) * 2005-07-18 2007-02-08 Eliezer Aloni Method and system for transparent TCP offload with dynamic zero copy sending

Also Published As

Publication number Publication date
CN101263464B (zh) 2011-06-15
DE602006016308D1 (de) 2010-09-30
CN101263464A (zh) 2008-09-10
ATE478382T1 (de) 2010-09-15
EP1934760A1 (en) 2008-06-25
US20070067504A1 (en) 2007-03-22
US7506080B2 (en) 2009-03-17
TWI326415B (en) 2010-06-21
EP1934760B1 (en) 2010-08-18
WO2007040766A1 (en) 2007-04-12

Similar Documents

Publication Publication Date Title
TW200712896A (en) Parallel processing of frame based data transfers
EA201170260A1 (ru) Система и способ обработки данных на периферийном устройстве
WO2006083836A3 (en) Transmit completion event batching
TW200610341A (en) Network interface with security association data prefetch for high speed offloaded security processing
TW200705200A (en) Data transfer control device, image processing device, and data transfer control method
ATE545245T1 (de) Scheduling und warteschlangenverwaltung mit adaptiver warteschlangenlatenz
ATE540498T1 (de) Verfahren zur durchführung einer schicht 2 verarbeitung unter verwendung einer verteilten speicherarchitektur
JP2010530570A5 (zh)
WO2006031511A3 (en) Store instruction ordering for multi-core processor
WO2008082772A3 (en) Dynamic allocation of message buffers
EP1422611A3 (en) Microprocessor with random number generator and instruction for storing random data
WO2007134008A3 (en) System and method for exchanging transaction information using images
EP1684188A3 (en) Data transferring system and electronic apparatus
EP2337305A3 (en) Header processing engine
TW200719273A (en) Transpose buffering for video processing
TW200707919A (en) Buffering of data from a data stream having error correction elements
ATE431676T1 (de) Videopuffer mit verbessertem voralarm
TW200629819A (en) System and method for processing RX packets in high speed network applications using an RX FIFO buffer
JP2008283698A5 (zh)
EP2023604A3 (en) Image processing apparatus for reducing JPEG image capturing time and JPEG image capturing method perfomed by using same
DE60334981D1 (de) Verfahren und vorrichtung zur effizienten übertrangung von voip verkehr
EP2204996A3 (en) Processing packet streams
TW200746841A (en) Direct macroblock mode techniques for high performance hardware motion compensation
DE60205531D1 (de) Datentransfersteueranlage, elektronisches Gerät und Datentransfersteuerverfahren
TW200736987A (en) FIFO system and operating method thereof

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees