TW200701307A - Method of manufacturing self-aligned contact opening and semiconductor device - Google Patents

Method of manufacturing self-aligned contact opening and semiconductor device

Info

Publication number
TW200701307A
TW200701307A TW094120134A TW94120134A TW200701307A TW 200701307 A TW200701307 A TW 200701307A TW 094120134 A TW094120134 A TW 094120134A TW 94120134 A TW94120134 A TW 94120134A TW 200701307 A TW200701307 A TW 200701307A
Authority
TW
Taiwan
Prior art keywords
semiconductor device
contact opening
aligned contact
substrate
manufacturing self
Prior art date
Application number
TW094120134A
Other languages
English (en)
Other versions
TWI301997B (en
Inventor
Pin-Yao Wang
Liang-Chuan Lai
Jeng-Huan Yang
Original Assignee
Powerchip Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Powerchip Semiconductor Corp filed Critical Powerchip Semiconductor Corp
Priority to TW094120134A priority Critical patent/TWI301997B/zh
Priority to US11/306,095 priority patent/US20060284311A1/en
Publication of TW200701307A publication Critical patent/TW200701307A/zh
Priority to US11/853,025 priority patent/US7429527B2/en
Application granted granted Critical
Publication of TWI301997B publication Critical patent/TWI301997B/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • H01L29/4011Multistep manufacturing processes for data storage electrodes
    • H01L29/40114Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B41/00Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B69/00Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Semiconductor Memories (AREA)
TW094120134A 2005-06-17 2005-06-17 Method of manufacturing self-aligned contact opening TWI301997B (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
TW094120134A TWI301997B (en) 2005-06-17 2005-06-17 Method of manufacturing self-aligned contact opening
US11/306,095 US20060284311A1 (en) 2005-06-17 2005-12-15 Method of manufacturing self-aligned contact openings and semiconductor device
US11/853,025 US7429527B2 (en) 2005-06-17 2007-09-11 Method of manufacturing self-aligned contact openings

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW094120134A TWI301997B (en) 2005-06-17 2005-06-17 Method of manufacturing self-aligned contact opening

Publications (2)

Publication Number Publication Date
TW200701307A true TW200701307A (en) 2007-01-01
TWI301997B TWI301997B (en) 2008-10-11

Family

ID=37572603

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094120134A TWI301997B (en) 2005-06-17 2005-06-17 Method of manufacturing self-aligned contact opening

Country Status (2)

Country Link
US (2) US20060284311A1 (zh)
TW (1) TWI301997B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080230906A1 (en) * 2007-03-22 2008-09-25 Keith Kwong Hon Wong Contact structure having dielectric spacer and method
US9324830B2 (en) 2014-03-27 2016-04-26 International Business Machines Corporation Self-aligned contact process enabled by low temperature
CN109524295B (zh) * 2017-09-20 2023-12-08 长鑫存储技术有限公司 半导体器件及其形成方法、存储器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW200623312A (en) * 2004-12-21 2006-07-01 Powerchip Semiconductor Corp Method for forming contact opening and method for fabricating semiconductor device

Also Published As

Publication number Publication date
TWI301997B (en) 2008-10-11
US7429527B2 (en) 2008-09-30
US20060284311A1 (en) 2006-12-21
US20080003812A1 (en) 2008-01-03

Similar Documents

Publication Publication Date Title
TW200735188A (en) Method for forming storage node contact plug in semiconductor device
TW200746258A (en) Patterning sub-lithographic features with variable widths
TW200616231A (en) Thin film transistor array panel and manufacturing method thereof
TW200634930A (en) Method for fabricating semiconductor device
JP2009514247A5 (zh)
TW200644174A (en) Method for forming a semiconductor device
TW200739823A (en) Semiconductor device and fabrication thereof
TW200741889A (en) Method of fabricating recess channel in semiconductor device
TW200735268A (en) Method of fabricating semiconductor device
TW200625446A (en) Semiconductor devices and methods for fabricating the same
TW200518261A (en) Method of forming contacts for memory device
TW200735189A (en) Method for fabricating semiconductor device with dual poly-recess gate
TW200701307A (en) Method of manufacturing self-aligned contact opening and semiconductor device
TW200701396A (en) Method for forming contact hole in semiconductor device
TW200731470A (en) Method for fabricating semiconductor device
TW200633233A (en) Method of forming floating gate electrode in flash memory device
TW200501317A (en) Method of forming a contact hole and method of forming a semiconductor device
TW200701404A (en) Method for fabricating semiconductor device with deep opening
TW200721397A (en) Methods for fabricating non-volatile memory cell array
JP2010520645A5 (zh)
TW200634932A (en) Method for fabricating semiconductor device
TW200623312A (en) Method for forming contact opening and method for fabricating semiconductor device
JP2007517398A5 (zh)
TW200631124A (en) Semiconductor device having self-aligned contact and manufacturing method thereof
TW200634992A (en) Non-volatile memory and method of fabricating the same