TW200601099A - Integrated circuit development system - Google Patents
Integrated circuit development systemInfo
- Publication number
- TW200601099A TW200601099A TW093138894A TW93138894A TW200601099A TW 200601099 A TW200601099 A TW 200601099A TW 093138894 A TW093138894 A TW 093138894A TW 93138894 A TW93138894 A TW 93138894A TW 200601099 A TW200601099 A TW 200601099A
- Authority
- TW
- Taiwan
- Prior art keywords
- hardware
- objects
- software
- integrated circuit
- topology
- Prior art date
Links
Landscapes
- Logic Circuits (AREA)
- Stored Programmes (AREA)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/871,347 US7206870B2 (en) | 2003-06-18 | 2004-06-18 | Data interface register structure with registers for data, validity, group membership indicator, and ready to accept next member signal |
US10/871,329 US7865637B2 (en) | 2003-06-18 | 2004-06-18 | System of hardware objects |
PCT/US2004/019510 WO2004114166A2 (en) | 2003-06-18 | 2004-06-18 | Integrated circuit development system |
US10/871,311 US7139985B2 (en) | 2003-06-18 | 2004-06-18 | Development system for an integrated circuit having standardized hardware objects |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200601099A true TW200601099A (en) | 2006-01-01 |
TWI285825B TWI285825B (en) | 2007-08-21 |
Family
ID=39457372
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW093138894A TWI285825B (en) | 2004-06-18 | 2004-12-15 | Hardware register on a chip, method of implementing a protocol register, machine-accessible medium embodying a data interface protocol or a software object, data pipeline element, data pipeline device, join element, fork element, data interface device... |
Country Status (1)
Country | Link |
---|---|
TW (1) | TWI285825B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI416316B (zh) * | 2007-03-21 | 2013-11-21 | Advanced Risc Mach Ltd | 用於產生資料處理設備之追蹤串流的技術 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8977790B2 (en) * | 2008-02-15 | 2015-03-10 | Freescale Semiconductor, Inc. | Peripheral module register access methods and apparatus |
US8136063B2 (en) * | 2008-11-14 | 2012-03-13 | Synopsys, Inc. | Unfolding algorithm in multirate system folding |
-
2004
- 2004-12-15 TW TW093138894A patent/TWI285825B/zh active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI416316B (zh) * | 2007-03-21 | 2013-11-21 | Advanced Risc Mach Ltd | 用於產生資料處理設備之追蹤串流的技術 |
Also Published As
Publication number | Publication date |
---|---|
TWI285825B (en) | 2007-08-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2004114166A3 (en) | Integrated circuit development system | |
WO2004084027A3 (en) | Mixed-level hdl/high-level co-simulation of a circuit design | |
EP2252951A4 (en) | AUTOMATIC CREATION AND MACHINING OF FURNITURE DESIGNS IN A DESIGN SOFTWARE | |
WO2007108879A8 (en) | Declarative definition enabling graphical designer reuse | |
WO2005013044A3 (en) | Clock generator with skew control | |
ATE507520T1 (de) | Verfahren und vorrichtung zur erkennung von taktgattergelegenheiten bei einer elektronischen schaltung im pipeline-design | |
TW200515218A (en) | Design for manufacturability | |
WO2008027574A3 (en) | Stream processing accelerator | |
TW200601099A (en) | Integrated circuit development system | |
WO2006112987A3 (en) | Methods and systems for specifying a user interface for an application | |
WO2007127995A3 (en) | Current source circuit and design methodology | |
WO2012054154A3 (en) | Architecture guided optimal system precision definition algorithm for custom integrated circuit | |
TW200637146A (en) | Clock divider and method thereof | |
WO2003021497A3 (en) | Generating a logic design | |
Oh et al. | System-level verification platform using systemverilog layered testbench & systemC OOP | |
Brownlie | Where are we now, and what does the future hold? | |
CN103178827A (zh) | 防死锁电路 | |
Coulthard et al. | Fluvial apophenia | |
Chetia et al. | Behavioural Design and Synthesis of 64 BIT ALU using Xilinx ISE | |
Kadim | Estimation of the upper limit of parameter fluctuations in analogue VLSI circuits and systems. | |
Vinokurov et al. | Vinokurov Yu | |
Gielen et al. | Comparison of analog synthesis using symbolic equations and simulation | |
Schweibenz | Conceptual models for software engineering | |
Stefańska | Creative inspirations and technical thought in the architectural design of contemporary open pavilions | |
Hecht | Western Boundary Current Systems in Strongly Eddying Models of the North Atlantic |