SU763899A1 - Microprogram control device - Google Patents

Microprogram control device Download PDF

Info

Publication number
SU763899A1
SU763899A1 SU782633893A SU2633893A SU763899A1 SU 763899 A1 SU763899 A1 SU 763899A1 SU 782633893 A SU782633893 A SU 782633893A SU 2633893 A SU2633893 A SU 2633893A SU 763899 A1 SU763899 A1 SU 763899A1
Authority
SU
USSR - Soviet Union
Prior art keywords
inputs
control
outputs
decoder
adder
Prior art date
Application number
SU782633893A
Other languages
Russian (ru)
Inventor
Юрий Федорович Чубаров
Михаил Алексеевич Леднев
Original Assignee
Куйбышевский политехнический институт им. В.В.Куйбышева
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Куйбышевский политехнический институт им. В.В.Куйбышева filed Critical Куйбышевский политехнический институт им. В.В.Куйбышева
Priority to SU782633893A priority Critical patent/SU763899A1/en
Application granted granted Critical
Publication of SU763899A1 publication Critical patent/SU763899A1/en

Links

Description

one
The invention relates to the field of computing and measurement technology, in particular, to control machines and high-performance measurement information processing machines.
A device for firmware control (Wilkes automaton) is known, which contains a register of microinstructions, a decoder, matrices of external and internal microoptions, a code generation matrix of the next microcommand, and a register of operations 1.
A disadvantage of the known device is the presence of a large number of programmable arrays, which leads to the complexity of the synthesis of the automaton and the need to restructure the entire structure when changing the program of the device operation. The structure of the device is not unified; therefore, for each control object, the automaton must be designed again.
The closest technical solution to the invention is a device 2 containing a command decoder, the output of which is connected to the control inputs of the control object and the measuring unit, the outputs of which are connected to the inputs of the state decoder, the outputs of the state decoder are connected to the inputs of a uniform coding structure, the outputs of which are connected to the inputs of the command decoder, and the control input is connected to the control;
10 input device.
A disadvantage of the known device is the large number of inputs and outputs of the command decoder and, therefore, necessary for
15 of its construction of the number of elements. A large number of outputs of the command decoder leads to the complexity of encrypting commands, for which a significant number of elements are required, resulting in increased system redundancy,
The purpose of the invention is to increase the utilization rate of the equipment.
This goal is achieved by the fact that in a firmware control device containing a state decoder, a group of inputs of which is connected to a group of outputs of an object
thirty
controls, and a group of outputs — with a group of inputs of cells of a homogeneous coding structure; entered an adder, a decoder of control commands, and OR elements; the group of control inputs of a device is connected to a group of inputs of a decoder of control commands and with a group of inputs of the first addend adder; The commands are connected to the control inputs of the cells of a uniform coding circuit for the structure, the 1st outputs of which are connected to the corresponding inputs of the i-element of the OR element), the outputs of all the OR elements are connected to the group The input terminals of the second term adder, the output group of which is connected, to the input group of the control object.
The drawing shows a block diagram of a device for firmware control,
A state 2 decoder is connected to the control object 1, the outputs of which are connected to the inputs of the So-3k cells of a uniform coding structure. The control inputs of the rear Zk-Zk cells are connected to the outputs of the decoder of four control commands, and the outputs connected in series are connected to the OR SQ-SI elements, the outputs of which, in turn, are connected to the inputs of the addend B, Control inputs B -7, the devices connected to the outputs of the central control unit 8 are connected to the inputs of the decoder 4 control commands and the inputs of the addendum A of the adder b, the cell of the uniform coding structure consists of OR elements and elements lOo-lCVr connected to the outputs elements OR.
The connection of the inputs of the cells Cp – 3 of the homogeneous coding structure with the outputs of the state decoder 2 is performed as follows. All firmware of the control object is assigned a binary word at the control inputs 7o-7 of the device. This sets the value of the addendum D at the first input of the adder 6 and the cell number of the homogeneous coding structure, which is included when the microprogram is executed. Then, for a separate firmware, the transition heading contains the necessary space, which is served from you: from the adder to the inputs of object 1 to translate it from the internal state Q, in which it is at a given time, to the state Qj required for the successful execution of the algorithm. The second term B at the input of the adder b is determined from the relational ratio. B bits in binary code that have the same
the value corresponds to the cell bit numbers of the uniform coding structure structure that need to be connected to the output Qj of the state decoder 2 in order to obtain the required value Y at the output of the adder. Connection is made for all the outputs of the state decoder 2 involved in the microprogram under consideration. The connection of the inputs of the remaining cells with the outputs of the state decoder is carried out similarly to that considered, in accordance with the microprograms of the microprograms implemented by the corresponding cells of the homogeneous coding structure. When randomly specifying the input control commands of their encoding, it is advisable to start with binary numbers having a maximum value, since this reduces the value of the term B / a, which reduces the number of cell bits and the number of connections to the outputs of the state decoder.
The firmware control device operates as follows.
Before turning on the microprocessor, the control object 1 is brought to the initial state, which corresponds to a single potential at the output Qe. a state 2 decoder, On the control inputs 7o-7, null box 00 .. 00, which is fed to the inputs A of the adder 6, All the outputs of the decoder 4 control commands have zero potentials, so the elements And 10d-10 of all bits all cells are closed and the inputs of the addend B of the adder 6 are supplied through the elements OR 5 (, - 5fp null potentials. The output of the ad is b., .00, When fed to the inputs 7о-7г, commands, for example 00 ,,, 01, occurs switching on the BO cell, since one output of the first bit is connected to the output QQ, the term,., 10, and the output and 6 in turn, the command Y ,,, 11, Working through the received impact, the control object will transfer to another internal state, for example Q, with the output bus of which zero and first bits are connected, therefore ... 11 and the output adder a 6 the command will be ... .. .100. The control continues until the output corresponding to the end of the firmware is not reached at the output of the adder.
Thus, in this device, the outputs of the adder B are connected to the digital inputs of the control object 11 directly without changing the encoder. The volume of the adder is significantly less than the decoder and encoder commands, with

Claims (1)

  1. Claim
    A device for microprogram control containing a state decoder, the group of inputs of which is connected to the group of outputs of the control object, and the group of outputs - with the group of inputs of cells of a homogeneous coding structure, and therefore, in order to increase utilization factor of the equipment, it includes: adder, decoder of control commands and OR elements, moreover, the group of control inputs of the device is connected to the group of inputs of the decoder * of control commands and to the group of inputs of the first term adder , the group of outputs of the decoder of control commands is connected to the control inputs of cells of a homogeneous coding structure, the i-th outputs of which are connected to the corresponding inputs of the ϊ-th OR element (1 = 0-ш), the outputs of all OR elements are connected to the group of inputs of the second term 15 of the adder, the group of outputs of which is connected to the group of inputs of the control object.
SU782633893A 1978-06-27 1978-06-27 Microprogram control device SU763899A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU782633893A SU763899A1 (en) 1978-06-27 1978-06-27 Microprogram control device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU782633893A SU763899A1 (en) 1978-06-27 1978-06-27 Microprogram control device

Publications (1)

Publication Number Publication Date
SU763899A1 true SU763899A1 (en) 1980-09-15

Family

ID=20772396

Family Applications (1)

Application Number Title Priority Date Filing Date
SU782633893A SU763899A1 (en) 1978-06-27 1978-06-27 Microprogram control device

Country Status (1)

Country Link
SU (1) SU763899A1 (en)

Similar Documents

Publication Publication Date Title
US3226694A (en) Interrupt system
US3892957A (en) Digit mask logic combined with sequentially addressed memory in electronic calculator chip
US4833602A (en) Signal generator using modulo means
US3008127A (en) Information handling apparatus
US3781819A (en) Shift unit for variable data widths
US3251037A (en) Variable field addressing system
US3965459A (en) Selectable eight or twelve digit integrated circuit calculator and conditional gate output signal modification circuit therefor
US3026034A (en) Binary to decimal conversion
US3493731A (en) Hybrid computer interface having plurality of block addressable channels
US3753238A (en) Distributed logic memory cell with source and result buses
US3229078A (en) Code converter
US3345611A (en) Control signal generator for a computer apparatus
SU763899A1 (en) Microprogram control device
DE2362238A1 (en) ELECTRONIC DATA PROCESSING ARRANGEMENT
GB1070423A (en) Improvements in or relating to variable word length data processing apparatus
US3260840A (en) Variable mode arithmetic circuits with carry select
US3610903A (en) Electronic barrel switch for data shifting
US3348205A (en) Universal code translator
GB1250926A (en)
GB1378144A (en) Data processing arrangements
US4718033A (en) Intermediate decimal correction for sequential addition
US3207888A (en) Electronic circuit for complementing binary coded decimal numbers
US3021069A (en) Statistical analyzing system
SU544966A1 (en) Device for firmware control of monitoring systems
SU754409A1 (en) Number comparing device