SU1610508A1 - Device for inspecting multichannel magnetic recording/playback apparatus - Google Patents

Abstract

The invention relates to a magnetic recording technique and can be used for the operational control of a magnetic recording apparatus and can be used for the operational control of a magnetic recording and reproducing apparatus (AMSW). The purpose of the invention is to improve the accuracy of the control of the recording path - reproduction by determining the nature of the error in each channel of AMVS. The goal is provided by the introduction of two registers, a frequency divider, four AND elements, a comparison element, two triggers, four EXCLUSIVE OR elements, four three-input AND elements, an address counter, four demultiplexers, two triggers and 2 N error and interference counters into the control device. where N is the number of AMSV channels. The accuracy of the control is increased by determining the number of pulses lost and the appearance of spurious pulses in each channel of the multi-channel AMSW. 2 Il.

Description

This invention relates to a magnetic recording technique, namely, devices for controlling magnetic recording equipment.

The purpose of the invention is to improve the accuracy of information control due to the determination of the nature of the error,

ria FIG. 1 shows a block diagram of the device; in fig. 2 - timing charts of signals at the outputs of the elements of the device.

The device contains a generator of 1 pulses, a counter 2 of recorded impuses, a switch, a distributor 3, a recording unit 4, which is connected to the reproducing unit 6 through the carrier 5, a counter of 7 reproduced pulses.

the first element AND 8, the first trigger 9, the frequency divider 10, the comparison element 11, the first and second registers 12 and 13, the second trigger 14, the first element OR 15, the delay line 16, the ele- ment EXCLUDING OR 17-20, the third trigger 21, three-input zlemen-: you And 22 - 25, the second two-input element And 26, the counter. 27 addresses, the second element OR 28, demultiplexers 29–32 and 33 fault counters, connected by two (fault counter and false signal counter) to each of the demultiplexers 29–32.

The device works as follows. .

O5

ate

The signal from the start bus sets all the counters to zero state, and the trigger 9 - to the single resolution for the And 8 element, while the pulses from the generator J are fed to the input of the frequency divider 10, to the third inputs of the three input elements And 22-25, and to the second input the second element AND 26. The pulses from the output of the divider 10 frequency are calculated by the counter 2 of the recorded pulses and after the distributor 3, which alternately produces pulses on its even and odd outputs, are recorded by the corresponding channels of the recording unit A on the magnetic carrier Spruce 5.

The reproduced pulses from the even and odd outputs of the playback unit 6 are fed to the inputs of the registers 12 and 13 and to the inputs of the comparison element 1 1, in which the number of pulses at the inputs is compared. When the number of even pulses is exceeded, the trigger 1A is set to one state, and the same signal through the elements OR 15 and 28 information from the output of playback unit 6 is recorded in registers 12 and 13 and with a delay determined by line 16, the trigger is set to one. 21, the output of which enables serialization of information from registers 12 and 13 and declining element I-26. The pulses of the generator 1 through the open element And 26 and the element OR 28 send information from the registers 12 and 13.

Since in register 12 one information should be recorded, and in register 13 - zero, then the output of register 12, if not present, receives a log signal. 1, and from the output of register 13 in the absence of /; bo - the signal of the log O.

When a pulse hits in one of the even channels, a log appears at the output of register 12. About which the signal at the output of the EXCLUSIVE OR 17 element is formed, thereby opening the three-input element AND 22 and the clock pulse arrives at the input of the demultiplexer 29, the output of which by the address code of the counter 27 is connected to the pulse failure counter 33.

40

45

50

pulse pulse, and the other with the output of the first trigger, the input of the zero setting of which is connected to the stop bus, and the counting input with the start bus and the zero setting of the counter of the recorded pulses, the counting input of which is connected to the output of the frequency divider, outputs of even channels of the block playback is connected to the inputs of the parallel recording of the first register and the first group of inputs of the comparison element, the first output of which is connected to the installation input of the unit of the second Trigger and the first input of the first OR element, whose input a second output oedinen

element comparison and the input of the zero setting of the second trigger, the first output of which is connected to the first Bxoi

If there is a false pulse in any of the odd channels, then at the output of register 13 there is a signal,

which, through the element EXCLUSIVE OR 20 and the three-input element AND 25, the clock pulse will be sent to the demultiplexer 32 and further to the counter 33 failure (the appearance of a false pulse).

The number of reproduced pulses is fixed by the counter 7. The signal diagram & on the outputs of the elements of the device for the modes

the appearance of false impulses and loss of impulses is shown in FIG. 2

F o rm ula invention

five

A device for controlling a multichannel magnetic recording and reproducing apparatus, comprising a start and stop bus, specifying a generator, a recordable pulse counter, the counting input of which is connected to the input of the pulse distributor, the even and odd outputs of which are connected to the corresponding and inputs

Q recording unit of the monitored apparatus, the total output of the playback unit of which is connected to the counting input of the counter of reproduced pulses, characterized in that, in order to improve the accuracy of control information by determining the nature of the error, the AND element is added to it, the output of which is connected to the divider input often40

you, one of the entrances - with the output of ge51

Dami first and fourth three-inlet elements AND and the first inputs of the first and second elements EXCLUSIVE OR, and the inverse output of the second trigger - with the first inputs of the second and third three-input elements AND and the first inputs of the third and fourth elements EXCLUSIVE OR, the second inputs of which are connected to the output the second register, the inputs of the parallel recording of which are connected to the second group of inputs of the comparison element and with the outputs of the odd-numbered channels of the playback unit, and the input for selecting the operating mode is connected to the inverse output m of the third trigger and mode selection input of the first register, the output of which is connected to the second inputs of the first and second elements EXCLUSIVE OR, and the synchronization input of the first register is connected to the synchronization input of the second register and the output of the second OR element, the first input of which is connected

I

86

with the output of the second element AND and the counting input of the address counter, and the second input - with the output of the first OR element and the input of the delay line, the output of which is connected to the input of the zero setting of the third trigger, the synchronization input of which is connected to the last digit of the address counter, and the output is with the first input of the second element AND, the second input of which is connected to the output of the first element AND and the third inputs of all four AND three-input elements, the second inputs of which are connected to the outputs of the corresponding elements EXCLUSIVE OR, and the outputs connected to the inputs of the respective demultiplexers, the address inputs of which are connected to the outputs of the address counter, and the outputs respectively to the counting inputs of the failure counters, the installation inputs zero of which are connected to the installation input zero of the second Counter, the installation input zero of the address counter and the startup bus.

Stop

Fig1

Fi.g

Claims (1)

Claim A device for monitoring a multi-channel magnetic recording and playback apparatus, comprising a start and stop bus, a master oscillator, a counter of recorded pulses, the counting input of which is connected to the input of the pulse distributor, the even and odd outputs of which are connected to the corresponding inputs of the recording unit of the controlled apparatus, the general output of the playback block which is connected to the counting input of the counter of reproduced pulses, characterized in that, in order to improve the accuracy of information control due to op To determine the nature of the error, an AND element is inserted into it, the output of which is connected to the input of the frequency divider, one of the inputs is with the output of the pulse generator, and the other with the output of the first trigger, the zero-setting input of which is connected to the stop bus, and the counting input is connected to the bus the start and the zero-setting input of the counter of recorded pulses, the counting input of which is connected to the output of the frequency divider, the outputs of the even channels of the playback unit are connected to the inputs of parallel recording of the first register and to the first group of inputs of the element ia, the first output of which is connected to the installation input of the unit of the second trigger and to the first input of the first OR element, whose input is connected to the second output of the comparison element and the input of the zero setting of the second trigger, the first output of which is connected to the first inputs of the first and fourth three-input elements And the first inputs of the first and second elements are EXCLUSIVE OR, and the inverse output of the second trigger is with the first inputs of the second and third three-input elements AND and the first inputs of the third and fourth elements EXCLUSIVE OR, the second inputs of which are connected to the output of the second register, the parallel recording inputs of which are connected to the second group of inputs of the comparison element and to the outputs of the odd channels of the playback unit, and the input of the operation mode selection is connected to the inverse output of the third trigger and the input of the first register mode selection, the output of which connected to the second inputs of the first and second elements EXCLUSIVE OR, and the synchronization input of the first register is connected to the synchronization input of the second register and the output of the second OR element, the first input Otori connected 1610508 6 with the output of the second AND element and the counting input of the address counter, and the second input with the output of the first OR element and the input of the delay line, the output of which is connected to the zero setting input of the third trigger, the synchronization input of which is connected to the last bit of the address counter, and the line 1Q output - with the first input of the second element And, the second input of which is soy-. is dined with the output of the first AND element and the third inputs of all four three-input AND elements, the second 15 inputs of which are connected to the outputs of the corresponding EXCLUSIVE OR elements, and the outputs are connected to the inputs of the corresponding demultiplexers, the address inputs of which are connected to the outputs of the address counter, and the outputs are respectively counted fail counter inputs, the zero setting inputs of which are connected to the second zero input of the Counter 25 ka, the zero counter of the address counter and the start bus.