SU1513496A1 - Information transceiver - Google Patents

Abstract

The invention relates to automation and can be used to receive and transmit information in distributed computing systems. The purpose of the invention is to increase the reliability of the device by introducing protection against the transmission of false commands. The device contains the first 1, second 2, third 3 registers, the generator of 4 pulses, the first 5, the second 6 and the third 7 groups of elements I, the first 8, the second 9 and the third 10 triggers, the first 11 and the second 12 delay elements, element 13, the first group of elements OR 14, the element OR 15, the second group of elements OR 16, the group of triggers 17, indicator 18, the first 19 and second 20 decoders, memory block 21, the fifth 22 and fourth 23 registers, the fourth 24, the fifth and 25 the sixth 26, the third 27 groups of elements And, the fifth 28, the sixth 29, the third 30 and the fourth 31 delay elements. This device is equipped with control objects and it can operate in the main and standby modes, as well as in the modes of receiving or transmitting control functions from the main to the standby object. The mode is selected by sending signals to the inputs of a group of elements 24, which are blocked with a signal from register 22 to prevent the supply of spurious commands. 1 sludge.

Description

"

one

S

Ssinhr o-blood 33

ZuHcp. Jij input

sync A (0d

Zin (r.6h.

ScUHXfiSK.f.

Zinf. diode IcuHXfiSxod

(L

ate

00 4 with

05

3151

The device contains the first 1, second 2, third 3 registers, the generator 4 pulses, the first 5, the second 6 and the third 7 groups of elements And, the first 8, the second 9 and the third 1-0 triggers, the first 11 and the second 12 delay elements, element H 13, the first group of elements OR 14,. The NSh1 element 15, the second group of elements 1, 16, the group of flip-flops 17, indicator 18, the first 19. and the second 20 decoders, memory block 21, the fifth 22 and fourth 23 registers, the fourth 24, p pz y 25 and sixth 26, the third 27 groups of elements

4964

And, fifth 28, sixth 29, third 30 and fourth 31 delay elements ,. This device is equipped with control objects and it can operate in the main and backup modes, as well as in the modes of receiving or transmitting control functions from the main to the backup object. Mode selection

1Q is carried out by applying signals to the inputs of a group of elements AND 24, which are blocked with a signal from register 22 in order to prevent the supply of false commands.

15 1 ill.

The invention relates to the field of automation and can be used to receive and transmit information in distributed computing systems .2

The purpose of the invention is to increase the reliability of the device by introducing protection against the transmission of false commands.

The drawing is a diagram of the proposed device.30

The device contains, first 1, second 2 and third 3 registers, generator 4 nipulse, first 5, second 6 and third 7 groups of elements And, first 8, second 9 and third 10 trig, 35 hera, first 11 and second 12 delay elements , element 13, the first group of elements OR 14, element OR 15, the second group of elements CMM 16, the group of flip-flops 17, indicator 18, the first .40 19 and the second 20 decoders, memory block 21, fifth 22, the fourth 23 registers, the fourth 24, the fifth 25, the sixth 26 groups of elements AND, the third group of elements OR 27, the fifth 28, 45 the sixth 29, the third 30, the fourth 31 delay elements, the first 32, the second 3-3, the third 34 informational inputs of the device, the group of informational inputs 35-37., the first 38, the second 39, the third 40, the fourth 41 and the fifth 42 synchronous inputs, the informational 43 and the synchronizing 44 outputs.

The device works as follows.55

The proposed device is equipped with control objects, each of which is included in a single automation system of control, has

a specific identifier (corresponding sequence number) and a reg.

At any given time, the controlling (or main) object may be only one of the set of objects, the rank of which is the highest. The remaining objects operate in the mode of reserve objects in readiness to assume control functions of the main object.

In conjunction with ZTI1.1, the device can operate in the following four modes

the control object, when control functions are performed from the control object equipped with this device; backup object when an object equipped with this device is located in duty readiness to control itself; the transfer-control functions of the control object to one of the reserve objects, as well as the reception of control functions by the control object.

Operation of the device, from the moment of transfer of any of the control objects to the operation mode of the control object in the system.

In this case, the operator on the corresponding control object dials the code for the number of its object on the keyboard and presses the Manager key (not shown).

The dialed code for one of the groups of information inputs 35-37 enters the inputs of the elements And 24 of the fourth round.

All elements 24 are connected to the bit outputs of register 22, which in the initial state, as well as all elements and nodes of the device, are in the zero state (the circuit for setting the device to the initial state is not shown). therefore, all elements of H 24 are locked with low potential from single outputs of register triggers 22.

It is possible to unlock the AND 24 elements only by typing the password on the control panel (not shown), the code of which is fed to the information input 34 of the register 23, and by pressing the Enter key, the signal from which goes to the synchronization input 42.

With this signal, which arrives at the synchronization input of register 23, the password code is entered into the last one.

This code is decoded by the decoder 20 and a high potential appears on one of its outputs, opening one of the elements 26 AND, on the other input of which a synchronization pulse arrives, delayed by the element 30 for the response time of the register 23 and the decoder 20.

This impulse through the element I 26 is fed to the input to read the contents of the fixed cell of block 21 where the permission code word is written to allow the operator with the given password to dial and issue the appropriate commands.

The code word from the output of block 21 is fed to the information input of the register 22 and is entered into it by the siih-signal from the output of the delay element 31 arriving at its synchronizing input.

If the code word contains the resolution of the operation to this operator (there must be one word in the corresponding bits) with the commands typed by him, then the corresponding groups of And 24 elements will be opened.

Suppose elements AND 24 will be opened, connecting information input 35 through a group of elements OR 27 to information input of register 1.

Then, with the synchronization signal at the pressed Controller button, which is accessible at input 40, the object number code is entered into register 1. From the output of register 1, this code is fed to the inputs of the elements And 5.

0

five

0

five

0

five

0

five

0

five

In parallel with this, the pulse from input 40 through delay element 28 delayed by the time of code writing to register 1, arrives at single input of trigger 8 and sets it to single state, at which high potential trigger 8 opens elements AND 5 through potential input, to the pulse input of which is connected to a 4-clock pulse generator.

As a result, from the output of the register 1, the object number code through the elements AND 5 and OR 15 is output periodically with the frequency of the generator 4 pulses to the information output 43 of the device and further to the information inputs 32 of similar backup control objects.

With the arrival at the input 32 of the code of the controlling object's control on each and all other objects, this code is written to the register 38 from the input 38. The decoder 19 deciphers this number and high potential, corresponding to the number of the controlling object, opens one of the elements And 7, to the second input of which a signal from generator 4 is constantly supplied, is delayed by a delay element 12 at the time of code transmission to the remaining objects.

Having passed the element 7, this impulse arrives at the single input of one of the triggers 17, which corresponds to the number of the control object. This trigger 17 is set to one and with its high potential it lights (illuminates) on the electroluminescent display of the indicator the number of the object that is controlling.

In addition, the impulse from the output of the element 7 and the remaining triggers 17 through the elements OR 16 are reset to the initial state, and through the element OR 14 to the zero state the register 3 is also reset, ready to receive the code in the next clock cycle.

In this mode, operation continues until the operator of the control object decides to transfer control to another object.

Then, if there is an admission from register 4, the operator dials the code of the number of the object to which he passes the control and presses the G key.

The code of the object number enters step 33 and, from the Peedach key, arriving at input A1, hangs into register 2, from where it stops at the inputs of the And 6 elements.

In parallel with this, the signal from the output of the delay element 29 sets the trigger 9 to one when the AND 6 elements are opened, and the trigger 8 resets to zero, at which the AND 5 elements are locked.

In addition, with the same pulse, register 1 is reset to the initial state.

After the delay by element 11 for the time of the mentioned switchings, the pulse from its output goes to the pulse inputs of elements AND 6, rewriting the code of the object number through the element I.P11 15 to the information output and then to the inputs 32 of all other objects, where the number of the object to be The control is displayed as described above.

Simultaneously, the signal from the output of the delay element 1.1 through the signal output of the device 44 enters the inputs 39 of all other objects, from where it enters the single input of the trigger 10, which fixes the fact of transfer of control and opens the high potential from the single output element I 13, to another the input of which from the delay element 12 is supplied with clock pulses from the generator 4.

The first pulse of the generator 4 passes to the control input of the indicator, including the flasher, and then goes to the zero input of the trigger 13, returning it to the initial state. The object operator, whose number is lit on the indicator, dials the code of its object and, by pressing the Manager key, switches it to the operating mode of the control object.

Thus, the introduction of new nodes and elements made it possible to significantly improve the reliability of the proposed device, eliminating the possibility of unauthorized issuing control commands. Formula of invention

A device for receiving and transmitting information containing a first pe0

five

0

five

0

five

0

five

the gist, the outputs of which are connected to the first inputs of elements AND of the first group, the outputs of which are connected to the corresponding first inputs of the corresponding elements OR of the first group, the second register whose outputs are connected to the corresponding first inputs of elements AND of the second group, the outputs of which are connected to the corresponding second inputs of the corresponding elements OR of the first group, the first delay element, in the course of which is combined with the first inputs of the first and second triggers, the outputs of which are connected to the second inputs ale And the first and second groups respectively, the second inputs of the first and second triggers are combined with the first input of the second register, the output of the first delay element is connected to the third inputs of the elements of the second group and is the first output of the device, a pulse generator, the output of which is connected to the third inputs of elements Both the first group and through the second delay element are connected to the first input of the AND element and the first inputs of the AND elements of the third group, the outputs of which are connected to the corresponding inputs of the I-LTEH element corresponding to the first inputs of triggers combined into a group and the corresponding inputs of the OR elements of the second group, the outputs of the OR elements of the second group are connected to the second inputs of the corresponding triggers, the outputs of which are connected to the corresponding first inputs of the indicator, the output of the first element OR is connected to the first input of the third register, the output which through the first decoder is connected to the second & w inputs of the corresponding elements AND of the third group, the output of the element AND is connected to the second input of the indicator and the first input of the third the trigger, the output of which is connected to the second input of the AND element, the second input of the third register and the second input of the third trigger, are respectively the first and second synchronous inputs of the device, characterized in that, in order to increase the reliability of the device, a third group of OR elements are entered into it, the fourth , the sixth and sixth groups of elements are And, the third, fourth, fifth and sixth elements of the delay, the fourth and fifth registers, the second decider, and the memory block, the outputs of the elements And the fourth group are connected to the corresponding inputs of the corresponding of the third group, the outputs of which are connected to the corresponding first inputs of the first register, the outputs of elements AND of the fifth group are connected to the corresponding second inputs of the second register, the outputs of the fourth register through the second decoder are connected to the first inputs of the corresponding elements of the sixth group, the outputs of which are connected with the corresponding inputs of the memory block whose outputs are connected to the first inputs of the fifth register, the first and second outputs of which are connected respectively to the first inputs to - the corresponding elements of the fourth group and the first inputs of the elements of the fifth group, the output of the third delay element is connected to the second inputs of the elements of the sixth group and through the fourth element of the delay is connected to the second input of the fifth register, the second inputs of the elements of the fourth group and the second input of the first register is combined, is the third synchronous input of the device and through the fifth delay element connected to the second inputs of the first and second triggers, the second inputs of the elements of the fifth group and the third input of the second register combined, are the fourth synchronous input device and through the sixth delay element connected to the third input of the first register and the input of the first delay element, the first input of the fourth register and the input of the third delay element are combined and are the fifth synchronous input device, the third inputs of the third register and elements The first inputs of the group are the first and second information inputs of the device, the second inputs of the fourth register are the third information inputs of the device, the third inputs are elements. And the fourth group are a group of information inputs apparatus outputs or elements of the first group are second device outputs

Claims (1)

SUMMARY OF THE INVENTION A device for receiving and transmitting information containing a first register, the outputs of which are connected to the first inputs of the AND elements of the first group, the outputs of which are connected to the corresponding first inputs of the corresponding OR elements of the first group, the second register, the outputs of which are connected to the corresponding first inputs of the elements And the second group, the outputs of which are connected to the corresponding second inputs of the corresponding elements OR of the first group, the first delay element, the input of which is combined with the first the inputs of the first and second triggers, the outputs of which are connected to the second inputs of the AND elements of the first and second groups, the second inputs of the first and second triggers are combined with the first input of the second register, the output of the first delay element is connected to the third inputs of the AND elements of the second group and is the first output of the device , a pulse generator, the output of which is connected to the third inputs of the And elements of the first group and through the second delay element is connected to the first input of the And element and the first inputs of And elements of the third group PPs whose outputs are connected to the corresponding inputs of the OR element, corresponding to the first inputs of the triggers combined into a group and the corresponding inputs of the elements of the second group, the outputs of the elements of the second group are connected to the second inputs of the corresponding triggers, the outputs of which are connected to the corresponding first inputs of the indicator, the output of the first element OR connected to the first input of the third register, the output of which through the first decoder is connected to the second inputs of the corresponding elements of the third group, in the path of the And element is connected to the second input of the indicator and the first input of the third trigger, the output of which is connected to the second input of the And element, the second input of the third register and the second input of the third trigger are the first and second clock inputs of the device, characterized in that, in order to increase the reliability of the device , the third group of OR elements, the fourth, fifth and sixth groups of AND elements, the third, fourth, fifth and sixth delay elements, the fourth and fifth registers, the second deshi 9 15134 torus and memory block, the outputs of the AND elements of the fourth group are connected to the corresponding inputs of the corresponding OR elements of the third group, the outputs of which are connected to the corresponding $ first inputs of the first register, the outputs of the elements of the fifth group are connected to the corresponding second inputs of the second register, the outputs of the fourth register through the second decoder are connected to the first inputs of the corresponding elements of the sixth group, the outputs of which are connected to the corresponding inputs of the memory unit, the outputs of which are connected to the inputs of the fifth register, the first and second outputs of which are connected respectively to the first inputs of the corresponding elements of the fourth group and the first inputs of the elements of the fifth group, the output of the third delay element is connected to the second inputs of the elements of the sixth group and through the fourth delay element is connected to the second input of the fifth register, the second inputs of the elements of the fourth group and the second input 6 10. the second register are combined, are the third clock input of the device and through the fifth delay element are connected to the second inputs of the first and second triggers, the second inputs of the And elements of the fifth group and the third input of the second register are combined, are the fourth clock input of the device and through the sixth delay element are connected to the third input of the first register and the input of the first delay element, the first input of the fourth register and the input of the third delay element are combined and are the fifth clock input of the device, the third inputs of the third regis pa and the AND of the fifth group are respectively first and second data inputs of the device, second inputs of the fourth register are the third information input device, the third inputs of AND gates of the fourth group are a group of information inputs apparatus outputs or elements of the first group is the second device outputs.