SU1023922A1 - DEVICE FOR SUMING OF SINGLE-DISCHARGE NUMBERS - Google Patents

DEVICE FOR SUMING OF SINGLE-DISCHARGE NUMBERS

Info

Publication number
SU1023922A1
SU1023922A1 SU3295903/24A SU3295903A SU1023922A1 SU 1023922 A1 SU1023922 A1 SU 1023922A1 SU 3295903/24 A SU3295903/24 A SU 3295903/24A SU 3295903 A SU3295903 A SU 3295903A SU 1023922 A1 SU1023922 A1 SU 1023922A1
Authority
SU
USSR - Soviet Union
Prior art keywords
binary
outputs
group
inputs
digit
Prior art date
Application number
SU3295903/24A
Other languages
Russian (ru)
Inventor
Ю.Н. Дуров
Т.И. Иванникова
А.И. Январев
Original Assignee
Всесоюзный Электротехнический Институт Им.В.И.Ленина
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Всесоюзный Электротехнический Институт Им.В.И.Ленина filed Critical Всесоюзный Электротехнический Институт Им.В.И.Ленина
Priority to SU3295903/24A priority Critical patent/SU1023922A1/en
Priority to GB08137300A priority patent/GB2101429B/en
Priority to IT25948/81A priority patent/IT1140444B/en
Priority to CH18/82A priority patent/CH662682A5/en
Priority to DE3202025A priority patent/DE3202025C2/en
Priority to CA000395596A priority patent/CA1191204A/en
Priority to SE8201082A priority patent/SE448135B/en
Priority to JP57032519A priority patent/JPS57211934A/en
Priority to FR8210525A priority patent/FR2508245B1/en
Application granted granted Critical
Publication of SU1023922A1 publication Critical patent/SU1023922A1/en

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
    • H02H7/10—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers
    • H02H7/12—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers
    • H02H7/1203—Circuits independent of the type of conversion
    • H02H7/1206—Circuits independent of the type of conversion specially adapted to conversion cells composed of a plurality of parallel or serial connected elements

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Power Conversion In General (AREA)
  • Rectifiers (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Direct Current Feeding And Distribution (AREA)
  • Protection Of Static Devices (AREA)
  • Programmable Controllers (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)

Abstract

1. Устройство для суммирования одноразрядных чисел, содержащее счетчик, выходы разрядов которого являются выходами старших разрядов устройства, отличающееся тем, что, с целью повышения быстродействия, устройство содержит двоичный суммирующий блок, преобразователь двоичного кода в двоично-десятичный и регистр, выходы разрядов которого являются выходами младших разрядов устройства, входы которого соединены с первой группой входов двоичного суммирующего блока, выходы которого подключены ко входам преобразователя двоичного кода в двоично-десятичный, выходы старших разрядов которого соединены со входами счетчика, а выходы младших разрядов - со входами регистра, выходы которого подключены ко второй группе входов двоичного суммирующего блока.2. Устройство по п.1, отличающееся тем, что двоичный суммирующий блок содержит группы одноразрядных двоичных сумматоров, причем одноразрядные двоичные сумматоры каждой группы образуют пирамиду одноразрядных двоичных сумматоров, входы одноразрядных двоичных сумматоров первой группы соединены со входами первой группы и первым входом второй группы блока, входы одноразрядных сумматоров каждой последующей группы соединены с выходами переноса одноразрядных двоичных сумматоров предыдущей группы и соответствующим входом второй группы блока, выходы каждой группы одноразрядных двоичных сумматоров соединены с соответствующими выходами блока.1. Device for summing single-digit numbers, containing a counter, the outputs of the bits of which are the outputs of the senior bits of the device, characterized in that, in order to improve performance, the device contains a binary summing unit, a binary code to binary-decimal converter and a register, the bits of which are the outputs of the lower digits of the device, the inputs of which are connected to the first group of inputs of the binary summing unit, the outputs of which are connected to the inputs of the binary-to-binary converter o-decimal, MSBs of the outputs of which are connected to the counter inputs and outputs LSBs - with the register inputs, the outputs of which are connected to the second group of inputs of the binary adder bloka.2. A device according to claim 1, characterized in that the binary summing unit contains groups of single-digit binary adders, the one-digit binary adders of each group form a pyramid of single-digit binary adders, the inputs of the single-digit binary adders of the first group are connected to the inputs of the first group and the first input of the second group of the block, the inputs single-digit adders of each subsequent group are connected to the transfer outputs of single-digit binary adders of the previous group and the corresponding input of the second group of the block, the outputs of each group of single-bit binary adders are connected to the corresponding outputs of the block.

SU3295903/24A 1981-06-23 1981-06-23 DEVICE FOR SUMING OF SINGLE-DISCHARGE NUMBERS SU1023922A1 (en)

Priority Applications (9)

Application Number Priority Date Filing Date Title
SU3295903/24A SU1023922A1 (en) 1981-06-23 1981-06-23 DEVICE FOR SUMING OF SINGLE-DISCHARGE NUMBERS
GB08137300A GB2101429B (en) 1981-06-23 1981-12-10 Device for monitoring thyristors of high-voltage valve
IT25948/81A IT1140444B (en) 1981-06-23 1981-12-31 DEVICE FOR THE SURVEILLANCE OF THE THYRISTORS OF A VALVE FOR HIGH VOLTAGES
CH18/82A CH662682A5 (en) 1981-06-23 1982-01-05 DEVICE FOR MONITORING THYRISTORS OF A HIGH VOLTAGE VALVE.
DE3202025A DE3202025C2 (en) 1981-06-23 1982-01-22 Device for the operational control of thyristors of a high voltage valve
CA000395596A CA1191204A (en) 1981-06-23 1982-02-04 Device for monitoring thyristors of high-voltage valve
SE8201082A SE448135B (en) 1981-06-23 1982-02-22 DEVICE FOR MONITORING THRISTORS IN A HIGH VOLTAGE VALVE
JP57032519A JPS57211934A (en) 1981-06-23 1982-03-03 Thyristor monitor for high voltage power converter
FR8210525A FR2508245B1 (en) 1981-06-23 1982-06-16 HIGH VOLTAGE VALVE THYRISTORS CONTROLLER

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU3295903/24A SU1023922A1 (en) 1981-06-23 1981-06-23 DEVICE FOR SUMING OF SINGLE-DISCHARGE NUMBERS

Publications (1)

Publication Number Publication Date
SU1023922A1 true SU1023922A1 (en) 2000-06-27

Family

ID=20960968

Family Applications (1)

Application Number Title Priority Date Filing Date
SU3295903/24A SU1023922A1 (en) 1981-06-23 1981-06-23 DEVICE FOR SUMING OF SINGLE-DISCHARGE NUMBERS

Country Status (9)

Country Link
JP (1) JPS57211934A (en)
CA (1) CA1191204A (en)
CH (1) CH662682A5 (en)
DE (1) DE3202025C2 (en)
FR (1) FR2508245B1 (en)
GB (1) GB2101429B (en)
IT (1) IT1140444B (en)
SE (1) SE448135B (en)
SU (1) SU1023922A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2486576C1 (en) * 2012-04-17 2013-06-27 Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования Вятский государственный университет ФГБОУ ВПО "ВятГУ" Homogeneous computing environment for conveyor calculations of sum of m-n-digit numbers

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102009059884A1 (en) * 2009-12-21 2011-06-22 Robert Bosch GmbH, 70469 Grid separation with semiconductor switches for power tools
RU2535290C1 (en) * 2013-07-02 2014-12-10 Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования "Мордовский государственный университет им. Н.П. Огарёва" Protection and diagnostic method for in-series thyristors and device for its implementation

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CH502716A (en) * 1969-07-23 1971-01-31 Bbc Brown Boveri & Cie Column for high voltages made up of electric valves and arranged in a coolant tank
SE336749B (en) * 1969-11-03 1971-07-12 Asea Ab
SE365915B (en) * 1972-08-04 1974-04-01 Asea Ab
FR2299757A1 (en) * 1975-01-31 1976-08-27 Alsthom Cgee AUTOMATIC CONTROL OF THE OPERATING THYRISTORS
DE2552414C3 (en) * 1975-11-22 1978-05-24 Siemens Ag, 1000 Berlin Und 8000 Muenchen Method for operating a monitoring arrangement
DE2745326A1 (en) * 1977-10-06 1979-04-12 Licentia Gmbh Series chain thyristor monitoring device - has optically coupled trigger and monitoring circuits for HV working

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2486576C1 (en) * 2012-04-17 2013-06-27 Федеральное государственное бюджетное образовательное учреждение высшего профессионального образования Вятский государственный университет ФГБОУ ВПО "ВятГУ" Homogeneous computing environment for conveyor calculations of sum of m-n-digit numbers

Also Published As

Publication number Publication date
IT1140444B (en) 1986-09-24
JPS57211934A (en) 1982-12-25
IT8125948A0 (en) 1981-12-31
SE448135B (en) 1987-01-19
FR2508245B1 (en) 1986-04-04
DE3202025A1 (en) 1982-12-30
CH662682A5 (en) 1987-10-15
FR2508245A1 (en) 1982-12-24
GB2101429B (en) 1985-01-30
CA1191204A (en) 1985-07-30
DE3202025C2 (en) 1986-03-27
SE8201082L (en) 1982-12-24
GB2101429A (en) 1983-01-12

Similar Documents

Publication Publication Date Title
SU1023922A1 (en) DEVICE FOR SUMING OF SINGLE-DISCHARGE NUMBERS
SU1381488A1 (en) Modulo 3 adder
SU930313A1 (en) Binary-coded decimal-to-binary code converter
RU2018923C1 (en) Modulo 2 subtraction and addition device
SU1633394A1 (en) Modulo three adder
SU1594523A1 (en) Parallel adder
SU1444750A1 (en) Device for computing modulo of complex number
SU1064278A1 (en) Device for modular addition
SU1531090A1 (en) Multiple-input parallel adder
SU1282136A1 (en) Device for performing modulo three convolution of n-digit number
SU1107119A1 (en) Matrix device for squaring and extracting root
SU754412A1 (en) Multiplier
SU1223224A1 (en) Device for dividing n-digit numbers
SU744549A1 (en) Converter of residual class system code into position code
SU1714589A1 (en) Multiinput serial adder
SU1252773A1 (en) Device for multiplying in redundant number system with carry storage
SU857981A1 (en) Square rooting device
SU1487035A1 (en) Modulo adder
SU132434A1 (en) The method of converting binary code to decimal and device for its implementation
SU1181153A1 (en) Four-bit converter of binary-coded decimal code to binary code
SU1401457A1 (en) Logarithmic converter
SU614435A1 (en) Counting device
SU599263A1 (en) Arrangement for binary code-to-binary-decimal-60-ary code conversion
SU1487026A1 (en) Functional converter
SU1116434A1 (en) Arithmetic unit for fast fourier transform processors