SG143095A1 - Microcontroller unit (mcu) with suspend mode - Google Patents
Microcontroller unit (mcu) with suspend modeInfo
- Publication number
- SG143095A1 SG143095A1 SG200608371-1A SG2006083711A SG143095A1 SG 143095 A1 SG143095 A1 SG 143095A1 SG 2006083711 A SG2006083711 A SG 2006083711A SG 143095 A1 SG143095 A1 SG 143095A1
- Authority
- SG
- Singapore
- Prior art keywords
- microcontroller unit
- clock signal
- suspend mode
- circuitry
- mcu
- Prior art date
Links
Landscapes
- Microcomputers (AREA)
Abstract
MICROCONTROLLER UNIT (MCU) WITH SUSPEND MODE A microcontroller unit having a suspend mode of operation includes a processing circuit for receiving digital information and processing said received digital information. Timing circuitry generates timing signals to the processing circuit responsive to signals received from a clock circuit which generates both an internal clock signal and an external clock signal. Circuitry for controlling the selective application of a synchronized enable signal and the external clock signal to the timing circuitry. The circuitry applies the internal clock signal to the timing circuitry in at least an active mode of operation of the microcontroller unit responsive to at least one first control signal and applies the external clock signal to the timing circuitry in at least a suspend mode of operation of the microcontroller unit responsive to at least one suspend control signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG200608371-1A SG143095A1 (en) | 2006-11-30 | 2006-11-30 | Microcontroller unit (mcu) with suspend mode |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG200608371-1A SG143095A1 (en) | 2006-11-30 | 2006-11-30 | Microcontroller unit (mcu) with suspend mode |
Publications (1)
Publication Number | Publication Date |
---|---|
SG143095A1 true SG143095A1 (en) | 2008-06-27 |
Family
ID=39615564
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200608371-1A SG143095A1 (en) | 2006-11-30 | 2006-11-30 | Microcontroller unit (mcu) with suspend mode |
Country Status (1)
Country | Link |
---|---|
SG (1) | SG143095A1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0805386A1 (en) * | 1996-04-29 | 1997-11-05 | International Business Machines Corporation | Suspend induced by AC power disturbance |
US6567921B1 (en) * | 1999-01-25 | 2003-05-20 | Agere Systems, Inc. | Asynchronous low power mode bus controller circuit and method of low power mode operation |
US6892315B1 (en) * | 2000-05-24 | 2005-05-10 | Cypress Semiconductor Corp. | Adjustable microcontroller wake-up scheme that calibrates a programmable delay value based on a measured delay |
WO2006004973A2 (en) * | 2004-06-30 | 2006-01-12 | Silicon Laboratories Inc. | Micro controller unit (mcu) with rtc |
-
2006
- 2006-11-30 SG SG200608371-1A patent/SG143095A1/en unknown
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0805386A1 (en) * | 1996-04-29 | 1997-11-05 | International Business Machines Corporation | Suspend induced by AC power disturbance |
US6567921B1 (en) * | 1999-01-25 | 2003-05-20 | Agere Systems, Inc. | Asynchronous low power mode bus controller circuit and method of low power mode operation |
US6892315B1 (en) * | 2000-05-24 | 2005-05-10 | Cypress Semiconductor Corp. | Adjustable microcontroller wake-up scheme that calibrates a programmable delay value based on a measured delay |
WO2006004973A2 (en) * | 2004-06-30 | 2006-01-12 | Silicon Laboratories Inc. | Micro controller unit (mcu) with rtc |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200739581A (en) | Delay locked operation in semiconductor memory device | |
TW200637147A (en) | Data latch circuit of semiconductor device | |
TW200723223A (en) | Techniques to switch between video display modes | |
EP1509822A4 (en) | Synchronizing clock enablement in an electronic device | |
EP1895489A3 (en) | Timing controller for flat panel display | |
WO2008079910A3 (en) | Strobe acquisition and tracking | |
TW200705441A (en) | Processor controlled interface | |
TW200735114A (en) | Shift register circuit and display drive device | |
TW200709684A (en) | HDMI transmission systems for delivering image signals and packetized audio and auxiliary data and related HDMI transmission methods | |
TW200641758A (en) | Driving method for display device | |
DE50303625D1 (en) | ASYNCHRONOON CIRCUIT FOR A GLOBAL ASYNCHRONOUS, LOCAL SYNCHRONOUS (GALS) CIRCUIT | |
WO2009140037A3 (en) | Thermal management of graphics processing units | |
TW201130229A (en) | Delay locked loop and method of driving delay locked loop | |
TW200709224A (en) | Memory controller and memory system | |
TW200723694A (en) | Method and apparatus for adjustment of synchronous clock signals | |
BRPI0712764A8 (en) | glitch-free clock signal multiplexer circuit and method of operation | |
WO2008094968A3 (en) | Clock circuitry for ddr-sdram memory controller | |
TW200725213A (en) | Clock switching circuit | |
TW200627350A (en) | Timing control circuit with personal identifying function and applied thereof | |
EP2518630A4 (en) | Signal decoding circuit, latency adjustment circuit, memory controller, processor, computer, signal decoding method, and latency adjustment method | |
TW200639808A (en) | Signal processing circuits and methods, and memory systems | |
WO2007099579A9 (en) | Ram macro and timing generating circuit for same | |
ATE470936T1 (en) | DIGITAL DATA BUFFER | |
TW200625062A (en) | Methods and systems for a reference clock | |
TWI263220B (en) | Semiconductor memory device including internal clock doubler |