SG11201805911UA - Method and structure for a 3d wire block - Google Patents
Method and structure for a 3d wire blockInfo
- Publication number
- SG11201805911UA SG11201805911UA SG11201805911UA SG11201805911UA SG11201805911UA SG 11201805911U A SG11201805911U A SG 11201805911UA SG 11201805911U A SG11201805911U A SG 11201805911UA SG 11201805911U A SG11201805911U A SG 11201805911UA SG 11201805911U A SG11201805911U A SG 11201805911UA
- Authority
- SG
- Singapore
- Prior art keywords
- international
- pct
- block
- pattern
- klar
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B33—ADDITIVE MANUFACTURING TECHNOLOGY
- B33Y—ADDITIVE MANUFACTURING, i.e. MANUFACTURING OF THREE-DIMENSIONAL [3-D] OBJECTS BY ADDITIVE DEPOSITION, ADDITIVE AGGLOMERATION OR ADDITIVE LAYERING, e.g. BY 3-D PRINTING, STEREOLITHOGRAPHY OR SELECTIVE LASER SINTERING
- B33Y80/00—Products made by additive manufacturing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/50—Fixed connections
- H01R12/51—Fixed connections for rigid printed circuits or like structures
- H01R12/52—Fixed connections for rigid printed circuits or like structures connecting to other rigid printed circuits or like structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R12/00—Structural associations of a plurality of mutually-insulated electrical connecting elements, specially adapted for printed circuits, e.g. printed circuit boards [PCB], flat or ribbon cables, or like generally planar structures, e.g. terminal strips, terminal blocks; Coupling devices specially adapted for printed circuits, flat or ribbon cables, or like generally planar structures; Terminals specially adapted for contact with, or insertion into, printed circuits, flat or ribbon cables, or like generally planar structures
- H01R12/70—Coupling devices
- H01R12/7082—Coupling device supported only by cooperation with PCB
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
- H01R13/02—Contact members
- H01R13/10—Sockets for co-operation with pins or blades
- H01R13/11—Resilient sockets
- H01R13/112—Resilient sockets forked sockets having two legs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01R—ELECTRICALLY-CONDUCTIVE CONNECTIONS; STRUCTURAL ASSOCIATIONS OF A PLURALITY OF MUTUALLY-INSULATED ELECTRICAL CONNECTING ELEMENTS; COUPLING DEVICES; CURRENT COLLECTORS
- H01R13/00—Details of coupling devices of the kinds covered by groups H01R12/70 or H01R24/00 - H01R33/00
- H01R13/02—Contact members
- H01R13/22—Contacts for co-operating by abutting
- H01R13/24—Contacts for co-operating by abutting resilient; resiliently-mounted
- H01R13/2407—Contacts for co-operating by abutting resilient; resiliently-mounted characterized by the resilient means
- H01R13/2414—Contacts for co-operating by abutting resilient; resiliently-mounted characterized by the resilient means conductive elastomers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/09—Use of materials for the conductive, e.g. metallic pattern
- H05K1/092—Dispersed materials, e.g. conductive pastes or inks
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/02—Arrangements of circuit components or wiring on supporting structure
- H05K7/10—Plug-in assemblages of components, e.g. IC sockets
- H05K7/1053—Plug-in assemblages of components, e.g. IC sockets having interior leads
- H05K7/1061—Plug-in assemblages of components, e.g. IC sockets having interior leads co-operating by abutting
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/04—Housings; Supporting members; Arrangements of terminals
- G01R1/0408—Test fixtures or contact fields; Connectors or connecting adaptors; Test clips; Test sockets
- G01R1/0433—Sockets for IC's or transistors
- G01R1/0483—Sockets for un-leaded IC's having matrix type contact fields, e.g. BGA or PGA devices; Sockets for unpackaged, naked chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/1623—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a pin of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/107—Using laser light
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1131—Sintering, i.e. fusing of metal particles to achieve or improve electrical conductivity
Abstract
INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT) (19) World Intellectual Property 1#11101111 0 11101 HOE 3E1 0 011101 MHO Ell ME 110 11110 1111 OEN Organization International Bureau (10) International Publication Number (43) International Publication Date .....0\"\"\"1 WO 2018/044788 Al 08 March 2018 (08.03.2018) WIP0 I PCT (51) International Patent Classification: SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, B29C 64/153 (2017.01) H05K 1/14 (2006.01) TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW. H01R 12/14 (2006.01) H05K 3/36 (2006.01) HO1R 13/40 (2006.01) (84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, (21) International Application Number: GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, PCT/US2017/048885 UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, (22) International Filing Date: TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, 28 August 2017 (28.08.2017) EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, (25) Filing Language: English TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG). (26) Publication Language: English (30) Priority Data: Published: 62/383,182 02 September 2016 (02.09.2016) US — with international search report (Art. 21(3)) (71) Applicant: R&D CIRCUITS, INC. [US/US]; 3601 South Clinton Avenue, South Plainfield, NJ 07080-1322 (US). (72) Inventors; and (71) Applicants: THOMPSON, Donald, Eric [US/US]; 37968 _ Canyon Heights Drive, Freemont, CA 94536 (US). CAN- — TAIORE, Cosirno [US/US]; 8900 Rancho Hills Drive, — = Gilroy, CA 95020 (US). (74) Agent: KLAR, Richard B.; Law Office Richard B. Klar, _ 145 Willis Avenue, Suite No.6, Mineola, NY 11501 (US). (81) Designated States (unless otherwise indicated, for every — kind of national protection available): AE, AG, AL, AM, _ AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DJ, DK, DM, DO, = — DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, = HR, HU, ID, IL, IN, IR, IS, JO, JP, KE, KG, KH, KN, KP, = KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, = OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, = Title: METHOD AND FOR A 3D BLOCK = (54) STRUCTURE WIRE = = = — lA _ = 1-1 .4 GC - IN - .... --- I V 3 71- © FiG. I C (57) : The present invention provides for a structure and a mechanism by which by utilising additive manufacturing processes el electrical connections are created that connect the top and bottom of a block in a customizable pattern. Specifically connection points can be created on the surface of the block and route them to alternate locations transforming the original pattern to a smaller, larger, 0 or alternate pattern.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662383182P | 2016-09-02 | 2016-09-02 | |
PCT/US2017/048885 WO2018044788A1 (en) | 2016-09-02 | 2017-08-28 | Method and structure for a 3d wire block |
Publications (1)
Publication Number | Publication Date |
---|---|
SG11201805911UA true SG11201805911UA (en) | 2018-08-30 |
Family
ID=61281298
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG11201805911UA SG11201805911UA (en) | 2016-09-02 | 2017-08-28 | Method and structure for a 3d wire block |
Country Status (6)
Country | Link |
---|---|
US (1) | US10559476B2 (en) |
KR (1) | KR102206150B1 (en) |
CN (1) | CN109070214B (en) |
SG (1) | SG11201805911UA (en) |
TW (1) | TWI648802B (en) |
WO (1) | WO2018044788A1 (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI677949B (en) * | 2018-11-21 | 2019-11-21 | 華邦電子股份有限公司 | Semiconductor device |
CN109719947B (en) * | 2019-03-01 | 2021-07-13 | 佛山市策英金属制品有限公司 | Convenient 3D printer holds thing platform |
CN110337178B (en) * | 2019-04-25 | 2021-03-23 | 维沃移动通信有限公司 | Circuit board assembly and electronic equipment |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5165166A (en) * | 1987-09-29 | 1992-11-24 | Microelectronics And Computer Technology Corporation | Method of making a customizable circuitry |
US5769647A (en) * | 1995-11-22 | 1998-06-23 | The Siemon Company | Modular outlet employing a door assembly |
JP4187281B2 (en) * | 1996-04-05 | 2008-11-26 | スリーエム カンパニー | IC socket for testing |
US6847527B2 (en) * | 2001-08-24 | 2005-01-25 | 3M Innovative Properties Company | Interconnect module with reduced power distribution impedance |
US7615704B2 (en) * | 2004-12-16 | 2009-11-10 | Lexmark International, Inc. | Multiple digital printing techniques for fabricating printed circuits |
US7766667B2 (en) * | 2007-12-18 | 2010-08-03 | Russell James V | Separable electrical connectors using isotropic conductive elastomer interconnect medium |
CN102415224A (en) * | 2009-05-04 | 2012-04-11 | R&D电路股份有限公司 | Method and apparatus for improving power and loss for interconect configurations |
US9276336B2 (en) * | 2009-05-28 | 2016-03-01 | Hsio Technologies, Llc | Metalized pad to electrical contact interface |
WO2010141298A1 (en) * | 2009-06-02 | 2010-12-09 | Hsio Technologies, Llc | Composite polymer-metal electrical contacts |
KR101167509B1 (en) * | 2010-01-26 | 2012-07-20 | 리노공업주식회사 | Probe card and manufacturing method thereof |
US8519537B2 (en) * | 2010-02-26 | 2013-08-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | 3D semiconductor package interposer with die cavity |
JP2011180019A (en) * | 2010-03-02 | 2011-09-15 | Elpida Memory Inc | Apparatus for measuring semiconductor, and pitch conversion tool for the same |
TWI449143B (en) * | 2011-08-03 | 2014-08-11 | 矽品精密工業股份有限公司 | Interconnecting mechanism for 3d integrated circuit |
KR20130072396A (en) * | 2011-12-22 | 2013-07-02 | 윌테크놀러지(주) | Space transformer for probe card and manufacturing method of space transformer for probe card |
US10518490B2 (en) * | 2013-03-14 | 2019-12-31 | Board Of Regents, The University Of Texas System | Methods and systems for embedding filaments in 3D structures, structural components, and structural electronic, electromagnetic and electromechanical components/devices |
US20130242493A1 (en) * | 2012-03-13 | 2013-09-19 | Qualcomm Mems Technologies, Inc. | Low cost interposer fabricated with additive processes |
US20150201500A1 (en) * | 2014-01-12 | 2015-07-16 | Zohar SHINAR | System, device, and method of three-dimensional printing |
KR101550540B1 (en) * | 2014-04-21 | 2015-09-07 | 에스티에스반도체통신 주식회사 | manufacturing method of a stacked semiconductor package |
TWI549203B (en) * | 2014-11-26 | 2016-09-11 | 力成科技股份有限公司 | Metod for 3d stacking semiconductor packages to avoid bridging of interposer terminals |
US9886541B2 (en) * | 2015-12-08 | 2018-02-06 | International Business Machines Corporation | Process for improving capacitance extraction performance |
CN105428260B (en) * | 2015-12-22 | 2017-12-19 | 成都锐华光电技术有限责任公司 | A kind of manufacture method for being fanned out to 2.5D/3D encapsulating structures based on carrier |
US9935035B1 (en) * | 2016-11-09 | 2018-04-03 | International Business Machines Corporation | Fluid cooled trace/via hybrid structure and method of manufacture |
US9875958B1 (en) * | 2016-11-09 | 2018-01-23 | International Business Machines Corporation | Trace/via hybrid structure and method of manufacture |
-
2017
- 2017-08-28 KR KR1020187025671A patent/KR102206150B1/en active IP Right Grant
- 2017-08-28 US US15/688,238 patent/US10559476B2/en active Active
- 2017-08-28 SG SG11201805911UA patent/SG11201805911UA/en unknown
- 2017-08-28 WO PCT/US2017/048885 patent/WO2018044788A1/en active Application Filing
- 2017-08-28 CN CN201780014908.XA patent/CN109070214B/en active Active
- 2017-08-29 TW TW106129251A patent/TWI648802B/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR20190028638A (en) | 2019-03-19 |
US10559476B2 (en) | 2020-02-11 |
US20180068867A1 (en) | 2018-03-08 |
CN109070214A (en) | 2018-12-21 |
CN109070214B (en) | 2021-09-24 |
WO2018044788A1 (en) | 2018-03-08 |
TWI648802B (en) | 2019-01-21 |
KR102206150B1 (en) | 2021-01-22 |
TW201826420A (en) | 2018-07-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SG11201807679XA (en) | Methods and devices for determining precoder parameters in a wireless communication network | |
SG11201806630QA (en) | Self-propelled personal transportation device | |
SG11201807741SA (en) | Conductive structures, systems and devices including conductive structures and related methods | |
SG11201807252QA (en) | Anti-lag-3 antibodies | |
SG11201901512RA (en) | Lubricating oil compositions for electric vehicle powertrains | |
SG11201900269XA (en) | Channel sensing for independent links | |
SG11201907665QA (en) | Intelligent rope or cable termination | |
SG11201903738QA (en) | Offshore gnss reference station apparatus, offshore gnss positioning system, and method of generating positioning reference data offshore | |
SG11201808622SA (en) | Chimeric receptors to flt3 and methods of use thereof | |
SG11201805422WA (en) | Multivalent and multispecific ox40-binding fusion proteins | |
SG11201408614SA (en) | Flexible assembly machine, system and method | |
SG11201901450QA (en) | Methods of forming semiconductor device structures including two-dimensional material structures | |
SG11201909275RA (en) | Seated motion simulation amusement park attraction | |
SG11201811358RA (en) | Positioning and locking system and method for unmanned vehicles | |
SG11201808220VA (en) | Allosteric modulators of nicotinic acetylcholine receptors | |
SG11201804674UA (en) | Heteroarylhydroxypyrimidinones as agonists of the apj receptor | |
SG11201407898WA (en) | Electrode testing apparatus | |
SG11201907129VA (en) | Motion generating platform assembly | |
SG11201407294UA (en) | Contamination identification system | |
SG11201809374VA (en) | Cd40l-fc fusion polypeptides and methods of use thereof | |
SG11201805911UA (en) | Method and structure for a 3d wire block | |
SG11201901092UA (en) | Reconfigurable surface enhanced raman spectroscopy device and method therefor | |
SG11201407800SA (en) | Selective binding of biological targets to solid phase ureides | |
SG11201903557SA (en) | Methods for screening b cell lymphocytes | |
SG11201900636WA (en) | Aluminum alloy products, and methods of making the same |