SE9501015L - Anordning och förfarande avseende hantering av digitala signaler och en behandlingsanordning omfattande en dylik - Google Patents
Anordning och förfarande avseende hantering av digitala signaler och en behandlingsanordning omfattande en dylikInfo
- Publication number
- SE9501015L SE9501015L SE9501015A SE9501015A SE9501015L SE 9501015 L SE9501015 L SE 9501015L SE 9501015 A SE9501015 A SE 9501015A SE 9501015 A SE9501015 A SE 9501015A SE 9501015 L SE9501015 L SE 9501015L
- Authority
- SE
- Sweden
- Prior art keywords
- digital buffer
- register
- arrangement
- address
- pointers
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/065—Partitioned buffers, e.g. allowing multiple independent queues, bidirectional FIFO's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2205/00—Indexing scheme relating to group G06F5/00; Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F2205/06—Indexing scheme relating to groups G06F5/06 - G06F5/16
- G06F2205/064—Linked list, i.e. structure using pointers, e.g. allowing non-contiguous address segments in one logical buffer or dynamic buffer space allocation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Communication Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9501015A SE515737C2 (sv) | 1995-03-22 | 1995-03-22 | Anordning och förfarande avseende hantering av digitala signaler och en behandlingsanordning omfattande en dylik |
CNB961938552A CN1149483C (zh) | 1995-03-22 | 1996-03-15 | 控制设置在数字缓冲存储器内的数字缓冲器的控制方法 |
CA002216132A CA2216132A1 (en) | 1995-03-22 | 1996-03-15 | Arrangement and method relating to handling of digital signals and a processing arrangement comprising such |
PCT/SE1996/000332 WO1996029644A1 (en) | 1995-03-22 | 1996-03-15 | Arrangement and method relating to handling of digital signals and a processing arrangement comprising such |
JP8528330A JPH11502340A (ja) | 1995-03-22 | 1996-03-15 | デジタル信号の処理に関する装置および方法およびそれにより構成される処理装置 |
AU51300/96A AU5130096A (en) | 1995-03-22 | 1996-03-15 | Arrangement and method relating to handling of digital signals and a processing arrangement comprising such |
EP96907837A EP0815505A1 (en) | 1995-03-22 | 1996-03-15 | Arrangement and method relating to handling of digital signals and a processing arrangement comprising such |
KR1019970706600A KR100426038B1 (ko) | 1995-03-22 | 1996-03-15 | 디지털버퍼메모리내의디지털버퍼를처리하는장치및액세스하는방법 |
US08/934,173 US6003099A (en) | 1995-03-22 | 1997-09-19 | Arrangement and method relating to handling of digital signals and a processing arrangement comprising such |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9501015A SE515737C2 (sv) | 1995-03-22 | 1995-03-22 | Anordning och förfarande avseende hantering av digitala signaler och en behandlingsanordning omfattande en dylik |
Publications (3)
Publication Number | Publication Date |
---|---|
SE9501015D0 SE9501015D0 (sv) | 1995-03-22 |
SE9501015L true SE9501015L (sv) | 1996-09-23 |
SE515737C2 SE515737C2 (sv) | 2001-10-01 |
Family
ID=20397629
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9501015A SE515737C2 (sv) | 1995-03-22 | 1995-03-22 | Anordning och förfarande avseende hantering av digitala signaler och en behandlingsanordning omfattande en dylik |
Country Status (9)
Country | Link |
---|---|
US (1) | US6003099A ( ) |
EP (1) | EP0815505A1 ( ) |
JP (1) | JPH11502340A ( ) |
KR (1) | KR100426038B1 ( ) |
CN (1) | CN1149483C ( ) |
AU (1) | AU5130096A ( ) |
CA (1) | CA2216132A1 ( ) |
SE (1) | SE515737C2 ( ) |
WO (1) | WO1996029644A1 ( ) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6148365A (en) * | 1998-06-29 | 2000-11-14 | Vlsi Technology, Inc. | Dual pointer circular queue |
US6785798B2 (en) * | 2001-08-10 | 2004-08-31 | Macronix International Co., Ltd. | Method and system for circular addressing with efficient memory usage |
TWI233053B (en) * | 2003-11-06 | 2005-05-21 | Via Tech Inc | Apparatus and method for initializing an elastic buffer |
US20060098031A1 (en) * | 2004-10-26 | 2006-05-11 | Lai Jimmy K L | System and method for effectively performing image rotation procedures in a compressed domain |
US7266650B2 (en) * | 2004-11-12 | 2007-09-04 | International Business Machines Corporation | Method, apparatus, and computer program product for implementing enhanced circular queue using loop counts |
US8151266B2 (en) * | 2008-03-31 | 2012-04-03 | Qualcomm Incorporated | Operating system fast run command |
KR20220058224A (ko) * | 2020-10-30 | 2022-05-09 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 이에 포함된 메모리 컨트롤러의 동작 방법 |
CN117991995B (zh) * | 2024-03-26 | 2024-06-07 | 中国人民解放军海军潜艇学院 | 一种sd卡文件连续读或写控制方法、系统及存储设备 |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4503492A (en) * | 1981-09-11 | 1985-03-05 | Data General Corp. | Apparatus and methods for deriving addresses of data using painters whose values remain unchanged during an execution of a procedure |
DE3235243C2 (de) * | 1982-09-23 | 1984-07-19 | Siemens AG, 1000 Berlin und 8000 München | Schaltungsanordnung für einen universell einsetzbaren Pufferspeicher |
US4630230A (en) * | 1983-04-25 | 1986-12-16 | Cray Research, Inc. | Solid state storage device |
EP0179605B1 (en) * | 1984-10-17 | 1992-08-19 | Fujitsu Limited | Semiconductor memory device having a serial data input circuit and a serial data output circuit |
US4800524A (en) * | 1985-12-20 | 1989-01-24 | Analog Devices, Inc. | Modulo address generator |
JPH01237864A (ja) * | 1988-03-18 | 1989-09-22 | Fujitsu Ltd | Dma転送制御装置 |
JPH0337723A (ja) * | 1989-07-05 | 1991-02-19 | Hitachi Ltd | 情報処理装置 |
US5347634A (en) * | 1990-03-15 | 1994-09-13 | Hewlett-Packard Company | System and method for directly executing user DMA instruction from user controlled process by employing processor privileged work buffer pointers |
WO1992008186A1 (en) * | 1990-11-02 | 1992-05-14 | Analog Devices, Inc. | Address generator for circular buffer |
US5218564A (en) * | 1991-06-07 | 1993-06-08 | National Semiconductor Corporation | Layout efficient 32-bit shifter/register with 16-bit interface |
US5838631A (en) * | 1996-04-19 | 1998-11-17 | Integrated Device Technology, Inc. | Fully synchronous pipelined ram |
-
1995
- 1995-03-22 SE SE9501015A patent/SE515737C2/sv not_active IP Right Cessation
-
1996
- 1996-03-15 WO PCT/SE1996/000332 patent/WO1996029644A1/en active IP Right Grant
- 1996-03-15 AU AU51300/96A patent/AU5130096A/en not_active Abandoned
- 1996-03-15 CA CA002216132A patent/CA2216132A1/en not_active Abandoned
- 1996-03-15 EP EP96907837A patent/EP0815505A1/en not_active Withdrawn
- 1996-03-15 KR KR1019970706600A patent/KR100426038B1/ko not_active IP Right Cessation
- 1996-03-15 JP JP8528330A patent/JPH11502340A/ja active Pending
- 1996-03-15 CN CNB961938552A patent/CN1149483C/zh not_active Expired - Fee Related
-
1997
- 1997-09-19 US US08/934,173 patent/US6003099A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH11502340A (ja) | 1999-02-23 |
SE515737C2 (sv) | 2001-10-01 |
CA2216132A1 (en) | 1996-09-26 |
AU5130096A (en) | 1996-10-08 |
WO1996029644A1 (en) | 1996-09-26 |
SE9501015D0 (sv) | 1995-03-22 |
KR100426038B1 (ko) | 2004-07-14 |
CN1149483C (zh) | 2004-05-12 |
KR19980703197A (ko) | 1998-10-15 |
US6003099A (en) | 1999-12-14 |
CN1184536A (zh) | 1998-06-10 |
EP0815505A1 (en) | 1998-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0404474A3 (en) | Audio signal data processing system | |
ATE160234T1 (de) | Busüberwachung für rechnersystemführer | |
SE9501015L (sv) | Anordning och förfarande avseende hantering av digitala signaler och en behandlingsanordning omfattande en dylik | |
KR860000595A (ko) | 정보처리장치를 위한 메모리액세스 제어방식 | |
CA1266130C (en) | CIRCULAR BUFFER FOR FIRST INPUTS, FIRST OUTPUTS DATA | |
ATE55528T1 (de) | Videosignalverarbeitungskreise. | |
ES8106062A1 (es) | Sistema de interconexion del tipo de cola circular | |
KR960038638A (ko) | 디지탈 신호 프로세서 | |
JPS57103547A (en) | Bit word access circuit | |
KR880003246A (ko) | 정보처리장치 | |
DE69323111D1 (de) | Auflösung der Mehrdeutigkeit für Kontrolle eines elastischen Speichers für Untersystemeinheit | |
JPS56162166A (en) | Data transfer system | |
JPS5740790A (en) | Storage control system | |
JPS57200985A (en) | Buffer memory device | |
SU680052A1 (ru) | Запоминающее устройство | |
JPS6426975A (en) | Fft arithmetic unit | |
JPS57132229A (en) | Direct memory access controller | |
JPS5720996A (en) | Memory diagnostic control system | |
JPS5643896A (en) | Key telephone control circuit | |
AU9012098A (en) | Method and device for measuring and registering statistical time variations for an optical data carrier | |
JPS57206988A (en) | Data processor | |
JPS6429926A (en) | Fifo circuit | |
GB1528062A (en) | Data processing systems | |
JPS56110128A (en) | Data transfer system | |
JPS5697164A (en) | Test and set and test and reset system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |