KR960002714A - 반도체소자의 소자분리절연막 형성방법 - Google Patents
반도체소자의 소자분리절연막 형성방법 Download PDFInfo
- Publication number
- KR960002714A KR960002714A KR1019940013236A KR19940013236A KR960002714A KR 960002714 A KR960002714 A KR 960002714A KR 1019940013236 A KR1019940013236 A KR 1019940013236A KR 19940013236 A KR19940013236 A KR 19940013236A KR 960002714 A KR960002714 A KR 960002714A
- Authority
- KR
- South Korea
- Prior art keywords
- insulating film
- isolation insulating
- forming
- device isolation
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
- H10W10/0125—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics
- H10W10/0126—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] comprising introducing electrical impurities in local oxidation regions, e.g. to alter LOCOS oxide growth characteristics introducing electrical active impurities in local oxidation regions to create channel stoppers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/01—Manufacture or treatment
- H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
- H10W10/012—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS]
- H10W10/0121—Manufacture or treatment of isolation regions comprising dielectric materials using local oxidation of silicon [LOCOS] in regions recessed from the surface, e.g. in trenches or grooves
Landscapes
- Element Separation (AREA)
- Formation Of Insulating Films (AREA)
Abstract
Description
Claims (2)
- 반도체 소자의 소자분리절연막 형성방법에 있어서, 반도체기판 상부에 패드산화막과 질화막을 순차적으로 증착하고 그 상부에 감광막패턴을 형성한 다음, 상기 감광막패턴을 마스크로하여 상기 질화막 및 패드산화막을 순차적으로 식각한 다음, 상기 감광막패턴을 제거하는 공정과, 상기 질화막을 식각장벽으로 하여 상기 반도체기판의 일정깊이를 식각하여 트렌치를 형성하는 공정과, 상기 질화막을 마스크로 하여 반도체기판에 불순물이온을 주입하여 채널스토퍼를 형성하는 공정과, 열산화 공정으로 소자분리절연막을 형성하는 공정을 포함하는 반도체소자의 소자분리절연막 형성방법.
- 제1항에 있어서, 상기 트랜티의 깊이는 예정된 소자분리절연막의 두께의 50-60%로 하는 것을 특징으로 하는 반도체소자의 소자분리절연막 형성방법.※ 참고 사항 : 최초출원 내용에 의하여 공개하는 것임.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019940013236A KR960002714A (ko) | 1994-06-13 | 1994-06-13 | 반도체소자의 소자분리절연막 형성방법 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1019940013236A KR960002714A (ko) | 1994-06-13 | 1994-06-13 | 반도체소자의 소자분리절연막 형성방법 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR960002714A true KR960002714A (ko) | 1996-01-26 |
Family
ID=66685958
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1019940013236A Ceased KR960002714A (ko) | 1994-06-13 | 1994-06-13 | 반도체소자의 소자분리절연막 형성방법 |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR960002714A (ko) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100344771B1 (ko) * | 1999-12-08 | 2002-07-20 | 주식회사 하이닉스반도체 | 반도체장치의 소자격리방법 |
| KR100428700B1 (ko) * | 1996-07-23 | 2004-04-30 | 지멘스 악티엔게젤샤프트 | 반도체 기판 내부에 전도율이 높은 가로로 절연된 매립 구역을 만들기 위한 방법 |
-
1994
- 1994-06-13 KR KR1019940013236A patent/KR960002714A/ko not_active Ceased
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100428700B1 (ko) * | 1996-07-23 | 2004-04-30 | 지멘스 악티엔게젤샤프트 | 반도체 기판 내부에 전도율이 높은 가로로 절연된 매립 구역을 만들기 위한 방법 |
| KR100344771B1 (ko) * | 1999-12-08 | 2002-07-20 | 주식회사 하이닉스반도체 | 반도체장치의 소자격리방법 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR970030640A (ko) | 반도체 장치의 소자 분리막 형성방법 | |
| KR960012359A (ko) | 실리콘 질화물의 에칭 방법 | |
| KR980006032A (ko) | 반도체 소자의 격리영역 형성방법 | |
| KR970072295A (ko) | 반도체 소자의 격리막 형성방법 | |
| KR970053546A (ko) | 반도체 장치의 금속 배선 형성 방법 | |
| KR100223278B1 (ko) | 플래쉬 메모리 셀 제조방법 | |
| KR950021096A (ko) | 반도체 소자의 콘택홀 형성방법 | |
| KR960030327A (ko) | 반도체 소자의 콘택홀 형성방법 | |
| KR960002744A (ko) | 반도체 소자의 소자분리막 형성방법 | |
| KR970053396A (ko) | 고집적 반도체 소자의 소자분리 산화막 제조방법 | |
| KR960002471A (ko) | 실리콘-온-인슐레이터(soi) 소자의 제조방법 및 그 구조 | |
| KR960019650A (ko) | 반도체장치의 격리방법 | |
| KR980005623A (ko) | 반도체 소자의 콘택홀 형성방법 | |
| KR920008923A (ko) | 반도체 집적회로의 소자격리영역 형성방법 | |
| KR970053462A (ko) | 반도체 소자의 필드 산화막 형성 방법 | |
| KR940010366A (ko) | 반도체 소자의 콘택홀 제조방법 | |
| KR960026221A (ko) | 반도체 소자 제조방법 | |
| KR960039272A (ko) | 반도체 소자의 소자분리 산화막 형성방법 | |
| KR960002741A (ko) | 반도체 집적회로의 분리영역 제조방법 | |
| KR960026610A (ko) | 반도체 소자의 필드산화막 형성방법 | |
| KR950014973A (ko) | 반도체소자의 미세콘택 형성방법 | |
| KR960005939A (ko) | 반도체 소자분리막 형성 방법 | |
| KR950021401A (ko) | 트렌치형 소자분리막 제조방법 | |
| KR980005474A (ko) | 반도체 소자 제조방법 | |
| KR970003520A (ko) | 미세 반도체 소자의 콘택홀 형성방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0109 | Patent application |
St.27 status event code: A-0-1-A10-A12-nap-PA0109 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| R17-X000 | Change to representative recorded |
St.27 status event code: A-3-3-R10-R17-oth-X000 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
St.27 status event code: N-2-6-B10-B15-exm-PE0601 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| PN2301 | Change of applicant |
St.27 status event code: A-3-3-R10-R13-asn-PN2301 St.27 status event code: A-3-3-R10-R11-asn-PN2301 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-2-2-P10-P22-nap-X000 |