KR930011490A - Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver - Google Patents

Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver Download PDF

Info

Publication number
KR930011490A
KR930011490A KR1019910021169A KR910021169A KR930011490A KR 930011490 A KR930011490 A KR 930011490A KR 1019910021169 A KR1019910021169 A KR 1019910021169A KR 910021169 A KR910021169 A KR 910021169A KR 930011490 A KR930011490 A KR 930011490A
Authority
KR
South Korea
Prior art keywords
signal
synchronization
frame synchronization
synchronization signal
wireless receiver
Prior art date
Application number
KR1019910021169A
Other languages
Korean (ko)
Inventor
이흥모
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910021169A priority Critical patent/KR930011490A/en
Publication of KR930011490A publication Critical patent/KR930011490A/en

Links

Landscapes

  • Mobile Radio Communication Systems (AREA)
  • Time-Division Multiplex Systems (AREA)

Abstract

시분할 다중 억세스 방식의 무선 수신기에서 무선 채널로 부터 검출되는 프레임 동기신호를 중앙처리장치가 필요할 때에만 선택 발생한다.In a time division multiple access wireless receiver, a frame synchronization signal detected from a wireless channel is selected and generated only when the CPU is needed.

따라서 소프트웨어가 필요한 때만 프레임 동기신호를 발생시켜 중앙처리장치에 전송함으로써 시스템의 효율을 향상시킨다.Therefore, the frame synchronization signal is generated only when software is required and transmitted to the central processing unit, thereby improving the efficiency of the system.

이를 위하여 수신 클럭 신호를 일정 분주하여 완료시마다 동기 발생 억제 신호를 발생하고, 중앙처리장치의 어드레스 및 데이타 신호에 의해 액티브되며 상기 동기 발생 억제 신호에 의해 비 액티브되는 동기 발생신호를 발생한다. 상기 동기 발생신호가 액티브될 경우에만 검출되는 프레임 동기신호를 선택 발생시켜 상기 중앙처리장치로 전송한다.To this end, the reception clock signal is divided by a predetermined amount to generate a synchronization generation suppression signal upon completion, and generates a synchronization generation signal that is activated by the address and data signals of the central processing unit and inactivated by the synchronization generation suppression signal. The frame synchronization signal detected only when the synchronization generation signal is activated is generated and transmitted to the CPU.

Description

무선 수신기의 프레임 동기신호 선택 발생 회로Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 프레임 동기신호 선택 발생 회로의 회로도.2 is a circuit diagram of a frame synchronizing signal selection generating circuit according to the present invention.

Claims (1)

시분할 다중 억세스 방식의 무선 채널의 신호를 수신하는 무선 수신기에 있어서, 무선 채널을 통하여 수신되고 복원된 수신 데이타로부터 프레임 동기 신호를 검출하는 프레임 동기신호 검출회로(20)와, 상기 수신데이타와 함께 수신되는 수신 클럭신호를 일정 분주하여 분주 완료시 마다 동기발생 억제 신호를 발생하는 동기발생 억제부(30)와, 중앙처리장치의 어드레스 및 데이타 신호에 의해 액티브되며 상기 동기발생 억제신호에 의해 비 액티브되는 동기발생 신호를 발생하는 제어부(40)와, 상기 검출된 프레임 동기신호를 상기 제어부(40)의 동기발생 신호의 액티브에 의해 선택 출력하는 선택 출력부(50)로 구성하는 것을 특징으로 하는 프레임 동기신호 선택 발생회로.A radio receiver for receiving a signal of a time division multiple access wireless channel, comprising: a frame synchronizing signal detecting circuit (20) for detecting a frame synchronizing signal from received data received and restored through a radio channel, together with the receiving data; And a synchronization suppression unit 30 for generating a synchronization suppression signal every time the division is completed, and by the address and data signals of the central processing unit, and being inactivated by the synchronization suppression signal. Frame synchronization, characterized in that it comprises a control unit 40 for generating a synchronization generation signal and a selection output unit 50 for selectively outputting the detected frame synchronization signal by the activation of the synchronization generation signal of the control unit 40. Signal selection generating circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910021169A 1991-11-25 1991-11-25 Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver KR930011490A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910021169A KR930011490A (en) 1991-11-25 1991-11-25 Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910021169A KR930011490A (en) 1991-11-25 1991-11-25 Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver

Publications (1)

Publication Number Publication Date
KR930011490A true KR930011490A (en) 1993-06-24

Family

ID=67356227

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910021169A KR930011490A (en) 1991-11-25 1991-11-25 Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver

Country Status (1)

Country Link
KR (1) KR930011490A (en)

Similar Documents

Publication Publication Date Title
KR900002582A (en) Wireless communication device with improved signal to noise ratio
TW353176B (en) A semiconductor device capable of holding signals independent of the pulse width of an external clock and a computer system including the semiconductor
KR930011490A (en) Frame Synchronization Signal Selection Generation Circuit of Wireless Receiver
KR920014227A (en) Digital AFT device
KR910021067A (en) Transmission Clock Search Circuit of Serial Interface Device
KR930009265A (en) Static data detection device in wireless communication system
KR940025209A (en) Decoding device of wireless call receiver
KR970014230A (en) Video and audio output control device of television receiver
KR910008619A (en) Remote distance detection alarm and method
KR890011160A (en) Power Control System of Unmanned Relay System
KR910006971A (en) Carrier output device
JPH0595387A (en) Line monitoring circuit
KR970056004A (en) Low speed coupled control channel shift clock signal generator during uplink of personal communication terminal
KR900019421A (en) Serial data receiver
KR960035280A (en) Window control device of time slot according to frame in synchronous network
KR970049681A (en) Data self recovery circuit
KR960043559A (en) Receiver of wireless communication system to reduce the effects of fading
KR900013408A (en) Received signal detection circuit of digital transmission system
KR970056013A (en) Independent control channel interrupt signal generator during downlink of personal communication terminal
KR970056727A (en) External ring signal receiver for improving data reception
JPH04239833A (en) Timing generator for repeater
KR970055980A (en) Low speed combined control channel interrupt signal generator during uplink of personal communication terminal
KR930018877A (en) Data Clock Demodulation Circuit of Vehicle Tracking System
KR980006841A (en) A clock generation circuit
KR960025263A (en) Alarm indication signal (AIS) transmitter

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination